Home
last modified time | relevance | path

Searched refs:LPUART_CTL2 (Results 1 – 2 of 2) sorted by relevance

/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/source/
Dgd32l23x_lpuart.c253 LPUART_CTL2 &= ~(LPUART_CTL2_OVRD); in lpuart_overrun_enable()
266 LPUART_CTL2 |= LPUART_CTL2_OVRD; in lpuart_overrun_disable()
389 LPUART_CTL2 |= LPUART_CTL2_HDEN; in lpuart_halfduplex_enable()
403 LPUART_CTL2 &= ~(LPUART_CTL2_HDEN); in lpuart_halfduplex_disable()
420 LPUART_CTL2 &= ~(LPUART_CTL2_RTSEN); in lpuart_hardware_flow_rts_config()
421 LPUART_CTL2 |= rtsconfig; in lpuart_hardware_flow_rts_config()
438 LPUART_CTL2 &= ~LPUART_CTL2_CTSEN; in lpuart_hardware_flow_cts_config()
439 LPUART_CTL2 |= ctsconfig; in lpuart_hardware_flow_cts_config()
468 LPUART_CTL2 |= LPUART_CTL2_DEM; in lpuart_rs485_driver_enable()
482 LPUART_CTL2 &= ~(LPUART_CTL2_DEM); in lpuart_rs485_driver_disable()
[all …]
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/include/
Dgd32l23x_lpuart.h46 #define LPUART_CTL2 REG32(LPUART + 0x00000008U) /*!< LPUART control regis… macro