Home
last modified time | relevance | path

Searched refs:DMA_CHXCTL_HTFIE (Results 1 – 16 of 16) sorted by relevance

/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_dma.h93 #define DMA_CHXCTL_HTFIE BIT(2) /*!< enable bit for channel x trans… macro
178 #define DMA_INT_HTF DMA_CHXCTL_HTFIE /*!< enab…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/include/
Dgd32f403_dma.h101 #define DMA_CHXCTL_HTFIE BIT(2) /*!< enable bit for channel half tr… macro
180 #define DMA_INT_HTF DMA_CHXCTL_HTFIE /*!< en…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32vf103/standard_peripheral/include/
Dgd32vf103_dma.h101 #define DMA_CHXCTL_HTFIE BIT(2) /*!< enable bit for channel half tr… macro
181 #define DMA_INT_HTF DMA_CHXCTL_HTFIE /*!< en…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/include/
Dgd32e10x_dma.h95 #define DMA_CHXCTL_HTFIE BIT(2) /*!< enable bit for channel half tr… macro
174 #define DMA_INT_HTF DMA_CHXCTL_HTFIE /*!< en…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/include/
Dgd32e50x_dma.h101 #define DMA_CHXCTL_HTFIE BIT(2) /*!< enable bit for channel half tr… macro
181 #define DMA_INT_HTF DMA_CHXCTL_HTFIE /*!< en…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_dma.c836 interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
862 interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_dma.c492 interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/include/
Dgd32l23x_dma.h108 #define DMA_CHXCTL_HTFIE BIT(2) … macro
354 #define DMA_INT_HTF DMA_CHXCTL_HTFIE
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32a50x/standard_peripheral/include/
Dgd32a50x_dma.h118 #define DMA_CHXCTL_HTFIE BIT(2) /*!< enable bit for … macro
405 #define DMA_INT_HTF DMA_CHXCTL_HTFIE /*!< ena…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/source/
Dgd32e50x_dma.c690 interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/source/
Dgd32f403_dma.c627 interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/source/
Dgd32e10x_dma.c630 interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32vf103/standard_peripheral/source/
Dgd32vf103_dma.c623 interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/source/
Dgd32l23x_dma.c517 interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_dma.h127 #define DMA_CHXCTL_HTFIE BIT(3) /*!< enable bit for channel… macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32a50x/standard_peripheral/source/
Dgd32a50x_dma.c592 interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE; in dma_interrupt_flag_get()