Home
last modified time | relevance | path

Searched refs:CTL1_CLEN (Results 1 – 8 of 8) sorted by relevance

/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32vf103/standard_peripheral/include/
Dgd32vf103_usart.h228 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
229 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< there are 7 CK pulses …
230 #define USART_CLEN_EN CTL1_CLEN(1) /*!< there are 8 CK pulses …
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/include/
Dgd32f403_usart.h276 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
277 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< there are 7 CK pulses f…
278 #define USART_CLEN_EN CTL1_CLEN(1) /*!< there are 8 CK pulses f…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/include/
Dgd32e10x_usart.h285 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
286 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< there are 7 CK pulses f…
287 #define USART_CLEN_EN CTL1_CLEN(1) /*!< there are 8 CK pulses f…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_usart.h293 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
294 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< there are 7 CK pulses f…
295 #define USART_CLEN_EN CTL1_CLEN(1) /*!< there are 8 CK pulses f…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32a50x/standard_peripheral/include/
Dgd32a50x_usart.h350 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
351 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< clock pulse of the last d…
352 #define USART_CLEN_EN CTL1_CLEN(1) /*!< clock pulse of the last d…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_usart.h349 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
350 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< clock pulse of the last d…
351 #define USART_CLEN_EN CTL1_CLEN(1) /*!< clock pulse of the last d…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/include/
Dgd32l23x_usart.h355 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
356 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< clock pulse of the last d…
357 #define USART_CLEN_EN CTL1_CLEN(1) /*!< clock pulse of the last d…
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/include/
Dgd32e50x_usart.h546 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) macro
547 #define USART_CLEN_NONE CTL1_CLEN(0) /*!< there are 7 CK pulses f…
548 #define USART_CLEN_EN CTL1_CLEN(1) /*!< there are 8 CK pulses f…