Home
last modified time | relevance | path

Searched refs:CTC_CTL0_SWREFPUL (Results 1 – 12 of 12) sorted by relevance

/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/source/
Dgd32l23x_ctc.c103 CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL; in ctc_software_refsource_pulse_generate()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32l23x/standard_peripheral/include/
Dgd32l23x_ctc.h57 #define CTC_CTL0_SWREFPUL BIT(7) /*!< software reference source sync … macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/include/
Dgd32e10x_ctc.h60 #define CTC_CTL0_SWREFPUL BIT(7) /*!< software reference source sync … macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/source/
Dgd32e50x_ctc.c107 CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL; in ctc_software_refsource_pulse_generate()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/source/
Dgd32f403_ctc.c105 CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL; in ctc_software_refsource_pulse_generate()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_ctc.c177 CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL; in ctc_software_refsource_pulse_generate()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/include/
Dgd32f403_ctc.h59 #define CTC_CTL0_SWREFPUL BIT(7) /*!< software reference source sync … macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/include/
Dgd32e50x_ctc.h59 #define CTC_CTL0_SWREFPUL BIT(7) /*!< software reference source sync … macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/source/
Dgd32e10x_ctc.c106 CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL; in ctc_software_refsource_pulse_generate()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_ctc.c106 CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL; in ctc_software_refsource_pulse_generate()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_ctc.h60 #define CTC_CTL0_SWREFPUL BIT(7) /*!< software reference source sync … macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_ctc.h59 #define CTC_CTL0_SWREFPUL BIT(7) /*!< software reference source sync … macro