| /hal_espressif-latest/components/hal/esp32s3/include/hal/ |
| D | uart_ll.h | 108 hw->clk_conf.sclk_sel = 1; in uart_ll_set_sclk()
111 hw->clk_conf.sclk_sel = 2; in uart_ll_set_sclk()
114 hw->clk_conf.sclk_sel = 3; in uart_ll_set_sclk()
129 switch (hw->clk_conf.sclk_sel) { in uart_ll_get_sclk()
|
| D | rmt_ll.h | 121 dev->sys_conf.sclk_sel = 1; in rmt_ll_set_group_clock_src()
124 dev->sys_conf.sclk_sel = 2; in rmt_ll_set_group_clock_src()
127 dev->sys_conf.sclk_sel = 3; in rmt_ll_set_group_clock_src()
815 switch (dev->sys_conf.sclk_sel) { in rmt_ll_get_group_clock_src()
|
| D | i2c_ll.h | 661 hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0; in i2c_ll_set_source_clk()
|
| /hal_espressif-latest/components/hal/esp32c2/include/hal/ |
| D | uart_ll.h | 133 hw->clk_conf.sclk_sel = 1; in uart_ll_set_sclk()
136 hw->clk_conf.sclk_sel = 2; in uart_ll_set_sclk()
139 hw->clk_conf.sclk_sel = 3; in uart_ll_set_sclk()
154 switch (hw->clk_conf.sclk_sel) { in uart_ll_get_sclk()
|
| D | i2c_ll.h | 651 hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0; in i2c_ll_set_source_clk()
|
| /hal_espressif-latest/components/hal/esp32c3/include/hal/ |
| D | rmt_ll.h | 121 dev->sys_conf.sclk_sel = 1; in rmt_ll_set_group_clock_src()
124 dev->sys_conf.sclk_sel = 2; in rmt_ll_set_group_clock_src()
127 dev->sys_conf.sclk_sel = 3; in rmt_ll_set_group_clock_src()
777 switch (dev->sys_conf.sclk_sel) { in rmt_ll_get_group_clock_src()
|
| D | uart_ll.h | 134 hw->clk_conf.sclk_sel = 1; in uart_ll_set_sclk()
137 hw->clk_conf.sclk_sel = 2; in uart_ll_set_sclk()
140 hw->clk_conf.sclk_sel = 3; in uart_ll_set_sclk()
155 switch (hw->clk_conf.sclk_sel) { in uart_ll_get_sclk()
|
| D | i2c_ll.h | 669 hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0; in i2c_ll_set_source_clk()
|
| /hal_espressif-latest/components/hal/esp32c6/include/hal/ |
| D | uart_ll.h | 146 UART_LL_PCR_REG_SET(hw, sclk_conf, sclk_sel, 1); in uart_ll_set_sclk()
149 UART_LL_PCR_REG_SET(hw, sclk_conf, sclk_sel, 2); in uart_ll_set_sclk()
152 UART_LL_PCR_REG_SET(hw, sclk_conf, sclk_sel, 3); in uart_ll_set_sclk()
167 switch (UART_LL_PCR_REG_GET(hw, sclk_conf, sclk_sel)) { in uart_ll_get_sclk()
|
| /hal_espressif-latest/components/hal/esp32h2/include/hal/ |
| D | uart_ll.h | 167 UART_LL_PCR_REG_SET(hw, sclk_conf, sclk_sel, 1); in uart_ll_set_sclk()
170 UART_LL_PCR_REG_SET(hw, sclk_conf, sclk_sel, 2); in uart_ll_set_sclk()
173 UART_LL_PCR_REG_SET(hw, sclk_conf, sclk_sel, 3); in uart_ll_set_sclk()
188 switch (UART_LL_PCR_REG_GET(hw, sclk_conf, sclk_sel)) { in uart_ll_get_sclk()
|
| /hal_espressif-latest/components/soc/esp32c6/include/soc/ |
| D | rmt_struct.h | 249 uint32_t sclk_sel:2; member
|
| D | lp_i2c_struct.h | 347 uint32_t sclk_sel:1; member
|
| D | i2c_struct.h | 385 uint32_t sclk_sel:1; member
|
| D | uart_struct.h | 898 uint32_t sclk_sel:2; member
|
| /hal_espressif-latest/components/soc/esp32h2/include/soc/ |
| D | rmt_struct.h | 249 uint32_t sclk_sel:2; member
|
| D | i2c_struct.h | 385 uint32_t sclk_sel:1; member
|
| /hal_espressif-latest/components/soc/esp32c3/include/soc/ |
| D | rmt_struct.h | 213 uint32_t sclk_sel: 2; member
|
| D | i2c_struct.h | 287 uint32_t sclk_sel : 1; member
|
| D | uart_struct.h | 372 …uint32_t sclk_sel: 2; /*UART clock source select. 1: 80Mhz 2: 8Mhz 3: XTAL… member
|
| /hal_espressif-latest/components/soc/esp32c2/include/soc/ |
| D | i2c_struct.h | 356 uint32_t sclk_sel:1; member
|
| D | uart_struct.h | 373 …uint32_t sclk_sel : 2; /*UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: … member
|
| /hal_espressif-latest/components/soc/esp32s3/include/soc/ |
| D | i2c_struct.h | 394 uint32_t sclk_sel:1; member
|
| D | rmt_struct.h | 274 uint32_t sclk_sel: 2; member
|
| D | uart_struct.h | 846 uint32_t sclk_sel:2; member
|
