Home
last modified time | relevance | path

Searched refs:fifo_conf (Results 1 – 19 of 19) sorted by relevance

/hal_espressif-latest/components/hal/esp32/include/hal/
Di2c_ll.h142 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
143 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
155 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
156 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
238 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
339 hw->fifo_conf.tx_fifo_empty_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
352 hw->fifo_conf.rx_fifo_full_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
661 hw->fifo_conf.fifo_addr_cfg_en = 0; in i2c_ll_slave_init()
Di2s_ll.h171 hw->fifo_conf.tx_fifo_mod_force_en = enable; in i2s_ll_tx_force_enable_fifo_mod()
182 hw->fifo_conf.rx_fifo_mod_force_en = enable; in i2s_ll_rx_force_enable_fifo_mod()
629 hw->fifo_conf.tx_fifo_mod = (chan_bit <= I2S_DATA_BIT_WIDTH_16BIT ? 0 : 2); in i2s_ll_tx_set_sample_bit()
642 hw->fifo_conf.rx_fifo_mod = (chan_bit <= I2S_DATA_BIT_WIDTH_16BIT ? 0 : 2); in i2s_ll_rx_set_sample_bit()
676 hw->fifo_conf.dscr_en = ena; in i2s_ll_enable_dma()
861 hw->fifo_conf.tx_fifo_mod = data_bit <= I2S_DATA_BIT_WIDTH_16BIT ? mono_ena : 2 + mono_ena; in i2s_ll_tx_enable_mono_mode()
873 hw->fifo_conf.rx_fifo_mod = data_bit <= I2S_DATA_BIT_WIDTH_16BIT ? mono_ena : 2 + mono_ena; in i2s_ll_rx_enable_mono_mode()
1106 hw->fifo_conf.rx_fifo_mod = enable; in i2s_ll_enable_builtin_adc()
/hal_espressif-latest/components/hal/esp32s2/include/hal/
Di2c_ll.h130 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
131 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
143 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
144 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
227 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
329 hw->fifo_conf.tx_fifo_wm_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
342 hw->fifo_conf.rx_fifo_wm_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
695 hw->fifo_conf.fifo_addr_cfg_en = 0; in i2c_ll_slave_init()
Di2s_ll.h169 hw->fifo_conf.tx_fifo_mod_force_en = enable; in i2s_ll_tx_force_enable_fifo_mod()
180 hw->fifo_conf.rx_fifo_mod_force_en = enable; in i2s_ll_rx_force_enable_fifo_mod()
652 hw->fifo_conf.tx_fifo_mod = (chan_bit <= I2S_DATA_BIT_WIDTH_16BIT ? 0 : 2); in i2s_ll_tx_set_sample_bit()
665 hw->fifo_conf.rx_fifo_mod = (chan_bit <= I2S_DATA_BIT_WIDTH_16BIT ? 0 : 2); in i2s_ll_rx_set_sample_bit()
677 hw->fifo_conf.dscr_en = ena; in i2s_ll_enable_dma()
909 hw->fifo_conf.tx_fifo_mod = data_bit <= I2S_DATA_BIT_WIDTH_16BIT ? mono_ena : 2 + mono_ena; in i2s_ll_tx_enable_mono_mode()
922 hw->fifo_conf.rx_fifo_mod = data_bit <= I2S_DATA_BIT_WIDTH_16BIT ? mono_ena : 2 + mono_ena; in i2s_ll_rx_enable_mono_mode()
/hal_espressif-latest/components/hal/esp32c2/include/hal/
Di2c_ll.h162 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
163 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
175 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
176 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
259 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
345 hw->fifo_conf.txfifo_wm_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
358 hw->fifo_conf.rxfifo_wm_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
/hal_espressif-latest/components/hal/esp32s3/include/hal/
Di2c_ll.h162 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
163 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
175 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
176 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
260 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
361 hw->fifo_conf.txfifo_wm_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
374 hw->fifo_conf.rxfifo_wm_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
707 hw->fifo_conf.fifo_addr_cfg_en = 0; in i2c_ll_slave_init()
/hal_espressif-latest/components/hal/esp32c6/include/hal/
Di2c_ll.h166 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
167 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
179 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
180 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
263 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
364 hw->fifo_conf.txfifo_wm_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
377 hw->fifo_conf.rxfifo_wm_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
766 hw->fifo_conf.fifo_addr_cfg_en = 0; in i2c_ll_slave_init()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Di2c_ll.h163 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
164 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
176 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
177 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
260 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
361 hw->fifo_conf.tx_fifo_wm_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
374 hw->fifo_conf.rx_fifo_wm_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
715 hw->fifo_conf.fifo_addr_cfg_en = 0; in i2c_ll_slave_init()
/hal_espressif-latest/components/hal/esp32h2/include/hal/
Di2c_ll.h166 hw->fifo_conf.tx_fifo_rst = 1; in i2c_ll_txfifo_rst()
167 hw->fifo_conf.tx_fifo_rst = 0; in i2c_ll_txfifo_rst()
179 hw->fifo_conf.rx_fifo_rst = 1; in i2c_ll_rxfifo_rst()
180 hw->fifo_conf.rx_fifo_rst = 0; in i2c_ll_rxfifo_rst()
263 hw->fifo_conf.nonfifo_en = fifo_mode_en ? 0 : 1; in i2c_ll_set_fifo_mode()
364 hw->fifo_conf.txfifo_wm_thrhd = empty_thr; in i2c_ll_set_txfifo_empty_thr()
377 hw->fifo_conf.rxfifo_wm_thrhd = full_thr; in i2c_ll_set_rxfifo_full_thr()
716 hw->fifo_conf.fifo_addr_cfg_en = 0; in i2c_ll_slave_init()
/hal_espressif-latest/components/soc/esp32/include/soc/
Di2c_struct.h104 } fifo_conf; member
Di2s_struct.h166 } fifo_conf; member
/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dlp_i2c_struct.h856 volatile lp_i2c_fifo_conf_reg_t fifo_conf; member
Di2c_struct.h986 volatile i2c_fifo_conf_reg_t fifo_conf; member
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Di2c_struct.h861 volatile i2c_fifo_conf_reg_t fifo_conf; member
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Di2c_struct.h980 volatile i2c_fifo_conf_reg_t fifo_conf; member
/hal_espressif-latest/components/soc/esp32h2/include/soc/
Di2c_struct.h986 volatile i2c_fifo_conf_reg_t fifo_conf; member
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Di2c_struct.h117 } fifo_conf; member
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Di2c_struct.h104 } fifo_conf; member
Di2s_struct.h184 } fifo_conf; member