Home
last modified time | relevance | path

Searched refs:conf0 (Results 1 – 25 of 71) sorted by relevance

123

/hal_espressif-latest/components/hal/esp32c6/include/hal/
Dusb_serial_jtag_ll.h193 USB_SERIAL_JTAG.conf0.usb_jtag_bridge_en = enable; in usb_serial_jtag_ll_phy_set_jtag_bridge()
209 USB_SERIAL_JTAG.conf0.phy_sel = 0; in usb_serial_jtag_ll_phy_set_defaults()
210 USB_SERIAL_JTAG.conf0.usb_pad_enable = 1; in usb_serial_jtag_ll_phy_set_defaults()
221 USB_SERIAL_JTAG.conf0.exchg_pins = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
222 USB_SERIAL_JTAG.conf0.exchg_pins_override = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
224 USB_SERIAL_JTAG.conf0.exchg_pins_override = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
225 USB_SERIAL_JTAG.conf0.exchg_pins = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
237 USB_SERIAL_JTAG.conf0.vrefh = vrefh_step; in usb_serial_jtag_ll_phy_enable_vref_override()
238 USB_SERIAL_JTAG.conf0.vrefl = vrefl_step; in usb_serial_jtag_ll_phy_enable_vref_override()
239 USB_SERIAL_JTAG.conf0.vref_override = 1; in usb_serial_jtag_ll_phy_enable_vref_override()
[all …]
Dpcnt_ll.h57 hw->conf_unit[unit].conf0.ch0_pos_mode = pos_act; in pcnt_ll_set_edge_action()
58 hw->conf_unit[unit].conf0.ch0_neg_mode = neg_act; in pcnt_ll_set_edge_action()
60 hw->conf_unit[unit].conf0.ch1_pos_mode = pos_act; in pcnt_ll_set_edge_action()
61 hw->conf_unit[unit].conf0.ch1_neg_mode = neg_act; in pcnt_ll_set_edge_action()
77 hw->conf_unit[unit].conf0.ch0_hctrl_mode = high_act; in pcnt_ll_set_level_action()
78 hw->conf_unit[unit].conf0.ch0_lctrl_mode = low_act; in pcnt_ll_set_level_action()
80 hw->conf_unit[unit].conf0.ch1_hctrl_mode = high_act; in pcnt_ll_set_level_action()
81 hw->conf_unit[unit].conf0.ch1_lctrl_mode = low_act; in pcnt_ll_set_level_action()
187 hw->conf_unit[unit].conf0.thr_h_lim_en = enable; in pcnt_ll_enable_high_limit_event()
199 hw->conf_unit[unit].conf0.thr_l_lim_en = enable; in pcnt_ll_enable_low_limit_event()
[all …]
Duhci_ll.h28 typeof(hw->conf0) conf0_reg; in uhci_ll_init()
29 hw->conf0.clk_en = 1; in uhci_ll_init()
32 hw->conf0.val = conf0_reg.val; in uhci_ll_init()
38 hw->conf0.uart0_ce = (uart_num == 0)? 1: 0; in uhci_ll_attach_uart_port()
39 hw->conf0.uart1_ce = (uart_num == 1)? 1: 0; in uhci_ll_attach_uart_port()
122 hw->conf0.uart_rx_brk_eof_en = 1; in uhci_ll_set_eof_mode()
125 hw->conf0.uart_idle_eof_en = 1; in uhci_ll_set_eof_mode()
128 hw->conf0.len_eof_en = 1; in uhci_ll_set_eof_mode()
/hal_espressif-latest/components/hal/esp32h2/include/hal/
Dusb_serial_jtag_ll.h192 USB_SERIAL_JTAG.conf0.usb_jtag_bridge_en = enable; in usb_serial_jtag_ll_phy_set_jtag_bridge()
208 USB_SERIAL_JTAG.conf0.phy_sel = 0; in usb_serial_jtag_ll_phy_set_defaults()
209 USB_SERIAL_JTAG.conf0.usb_pad_enable = 1; in usb_serial_jtag_ll_phy_set_defaults()
220 USB_SERIAL_JTAG.conf0.exchg_pins = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
221 USB_SERIAL_JTAG.conf0.exchg_pins_override = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
223 USB_SERIAL_JTAG.conf0.exchg_pins_override = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
224 USB_SERIAL_JTAG.conf0.exchg_pins = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
236 USB_SERIAL_JTAG.conf0.vrefh = vrefh_step; in usb_serial_jtag_ll_phy_enable_vref_override()
237 USB_SERIAL_JTAG.conf0.vrefl = vrefl_step; in usb_serial_jtag_ll_phy_enable_vref_override()
238 USB_SERIAL_JTAG.conf0.vref_override = 1; in usb_serial_jtag_ll_phy_enable_vref_override()
[all …]
Dpcnt_ll.h57 hw->conf_unit[unit].conf0.ch0_pos_mode = pos_act; in pcnt_ll_set_edge_action()
58 hw->conf_unit[unit].conf0.ch0_neg_mode = neg_act; in pcnt_ll_set_edge_action()
60 hw->conf_unit[unit].conf0.ch1_pos_mode = pos_act; in pcnt_ll_set_edge_action()
61 hw->conf_unit[unit].conf0.ch1_neg_mode = neg_act; in pcnt_ll_set_edge_action()
77 hw->conf_unit[unit].conf0.ch0_hctrl_mode = high_act; in pcnt_ll_set_level_action()
78 hw->conf_unit[unit].conf0.ch0_lctrl_mode = low_act; in pcnt_ll_set_level_action()
80 hw->conf_unit[unit].conf0.ch1_hctrl_mode = high_act; in pcnt_ll_set_level_action()
81 hw->conf_unit[unit].conf0.ch1_lctrl_mode = low_act; in pcnt_ll_set_level_action()
187 hw->conf_unit[unit].conf0.thr_h_lim_en = enable; in pcnt_ll_enable_high_limit_event()
199 hw->conf_unit[unit].conf0.thr_l_lim_en = enable; in pcnt_ll_enable_low_limit_event()
[all …]
Duhci_ll.h27 typeof(hw->conf0) conf0_reg; in uhci_ll_init()
28 hw->conf0.clk_en = 1; in uhci_ll_init()
31 hw->conf0.val = conf0_reg.val; in uhci_ll_init()
37 hw->conf0.uart0_ce = (uart_num == 0)? 1: 0; in uhci_ll_attach_uart_port()
38 hw->conf0.uart1_ce = (uart_num == 1)? 1: 0; in uhci_ll_attach_uart_port()
121 hw->conf0.uart_rx_brk_eof_en = 1; in uhci_ll_set_eof_mode()
124 hw->conf0.uart_idle_eof_en = 1; in uhci_ll_set_eof_mode()
127 hw->conf0.len_eof_en = 1; in uhci_ll_set_eof_mode()
/hal_espressif-latest/components/hal/esp32s3/include/hal/
Dusb_serial_jtag_ll.h194 USB_SERIAL_JTAG.conf0.usb_jtag_bridge_en = enable; in usb_serial_jtag_ll_phy_set_jtag_bridge()
206 USB_SERIAL_JTAG.conf0.phy_sel = enable; in usb_serial_jtag_ll_phy_enable_external()
225 USB_SERIAL_JTAG.conf0.exchg_pins = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
226 USB_SERIAL_JTAG.conf0.exchg_pins_override = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
228 USB_SERIAL_JTAG.conf0.exchg_pins_override = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
229 USB_SERIAL_JTAG.conf0.exchg_pins = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
241 USB_SERIAL_JTAG.conf0.vrefh = vrefh_step; in usb_serial_jtag_ll_phy_enable_vref_override()
242 USB_SERIAL_JTAG.conf0.vrefl = vrefl_step; in usb_serial_jtag_ll_phy_enable_vref_override()
243 USB_SERIAL_JTAG.conf0.vref_override = 1; in usb_serial_jtag_ll_phy_enable_vref_override()
251 USB_SERIAL_JTAG.conf0.vref_override = 0; in usb_serial_jtag_ll_phy_disable_vref_override()
[all …]
Duart_ll.h301 hw->conf0.rxfifo_rst = 1; in uart_ll_rxfifo_rst()
302 hw->conf0.rxfifo_rst = 0; in uart_ll_rxfifo_rst()
314 hw->conf0.txfifo_rst = 1; in uart_ll_txfifo_rst()
315 hw->conf0.txfifo_rst = 0; in uart_ll_txfifo_rst()
352 hw->conf0.stop_bit_num = stop_bit; in uart_ll_set_stop_bits()
365 *stop_bit = (uart_stop_bits_t)hw->conf0.stop_bit_num; in uart_ll_get_stop_bits()
379 hw->conf0.parity = parity_mode & 0x1; in uart_ll_set_parity()
381 hw->conf0.parity_en = (parity_mode >> 1) & 0x1; in uart_ll_set_parity()
394 if (hw->conf0.parity_en) { in uart_ll_get_parity()
395 *parity_mode = (uart_parity_t)(0x2 | hw->conf0.parity); in uart_ll_get_parity()
[all …]
Dpcnt_ll.h57 hw->conf_unit[unit].conf0.ch0_pos_mode_un = pos_act; in pcnt_ll_set_edge_action()
58 hw->conf_unit[unit].conf0.ch0_neg_mode_un = neg_act; in pcnt_ll_set_edge_action()
60 hw->conf_unit[unit].conf0.ch1_pos_mode_un = pos_act; in pcnt_ll_set_edge_action()
61 hw->conf_unit[unit].conf0.ch1_neg_mode_un = neg_act; in pcnt_ll_set_edge_action()
77 hw->conf_unit[unit].conf0.ch0_hctrl_mode_un = high_act; in pcnt_ll_set_level_action()
78 hw->conf_unit[unit].conf0.ch0_lctrl_mode_un = low_act; in pcnt_ll_set_level_action()
80 hw->conf_unit[unit].conf0.ch1_hctrl_mode_un = high_act; in pcnt_ll_set_level_action()
81 hw->conf_unit[unit].conf0.ch1_lctrl_mode_un = low_act; in pcnt_ll_set_level_action()
187 hw->conf_unit[unit].conf0.thr_h_lim_en_un = enable; in pcnt_ll_enable_high_limit_event()
199 hw->conf_unit[unit].conf0.thr_l_lim_en_un = enable; in pcnt_ll_enable_low_limit_event()
[all …]
Duhci_ll.h40 typeof(hw->conf0) conf0_reg; in uhci_ll_init()
41 hw->conf0.clk_en = 1; in uhci_ll_init()
44 hw->conf0.val = conf0_reg.val; in uhci_ll_init()
50 hw->conf0.uart0_ce = (uart_num == 0)? 1: 0; in uhci_ll_attach_uart_port()
51 hw->conf0.uart1_ce = (uart_num == 1)? 1: 0; in uhci_ll_attach_uart_port()
52 hw->conf0.uart2_ce = (uart_num == 2)? 1: 0; in uhci_ll_attach_uart_port()
128 hw->conf0.uart_rx_brk_eof_en = 1; in uhci_ll_set_eof_mode()
131 hw->conf0.uart_idle_eof_en = 1; in uhci_ll_set_eof_mode()
134 hw->conf0.len_eof_en = 1; in uhci_ll_set_eof_mode()
Dgdma_ll.h118 dev->channel[channel].in.conf0.in_data_burst_en = enable; in gdma_ll_rx_enable_data_burst()
126 dev->channel[channel].in.conf0.indscr_burst_en = enable; in gdma_ll_rx_enable_descriptor_burst()
135 dev->channel[channel].in.conf0.in_rst = 1; in gdma_ll_rx_reset_channel()
136 dev->channel[channel].in.conf0.in_rst = 0; in gdma_ll_rx_reset_channel()
302 dev->channel[channel].in.conf0.mem_trans_en = (periph == GDMA_TRIG_PERIPH_M2M); in gdma_ll_rx_connect_to_periph()
311 dev->channel[channel].in.conf0.mem_trans_en = false; in gdma_ll_rx_disconnect_from_periph()
366 dev->channel[channel].out.conf0.out_data_burst_en = enable; in gdma_ll_tx_enable_data_burst()
374 dev->channel[channel].out.conf0.outdscr_burst_en = enable; in gdma_ll_tx_enable_descriptor_burst()
382 dev->channel[channel].out.conf0.out_eof_mode = mode; in gdma_ll_tx_set_eof_mode()
390 dev->channel[channel].out.conf0.out_auto_wrback = enable; in gdma_ll_tx_enable_auto_write_back()
[all …]
Dledc_ll.h242 hw->channel_group[speed_mode].channel[channel_num].conf0.low_speed_update = 1; in ledc_ll_ls_channel_update()
257 uint32_t timer_sel = hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel; in ledc_ll_get_max_duty()
408 hw->channel_group[speed_mode].channel[channel_num].conf0.sig_out_en = sig_out_en; in ledc_ll_set_sig_out_en()
438 hw->channel_group[speed_mode].channel[channel_num].conf0.idle_lv = idle_level & 0x1; in ledc_ll_set_idle_level()
502 hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel = timer_sel; in ledc_ll_bind_channel_timer()
517 *timer_sel = hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel; in ledc_ll_get_channel_timer()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Dusb_serial_jtag_ll.h195 USB_SERIAL_JTAG.conf0.phy_sel = 0; in usb_serial_jtag_ll_phy_set_defaults()
196 USB_SERIAL_JTAG.conf0.usb_pad_enable = 1; in usb_serial_jtag_ll_phy_set_defaults()
207 USB_SERIAL_JTAG.conf0.exchg_pins = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
208 USB_SERIAL_JTAG.conf0.exchg_pins_override = 1; in usb_serial_jtag_ll_phy_enable_pin_exchg()
210 USB_SERIAL_JTAG.conf0.exchg_pins_override = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
211 USB_SERIAL_JTAG.conf0.exchg_pins = 0; in usb_serial_jtag_ll_phy_enable_pin_exchg()
223 USB_SERIAL_JTAG.conf0.vrefh = vrefh_step; in usb_serial_jtag_ll_phy_enable_vref_override()
224 USB_SERIAL_JTAG.conf0.vrefl = vrefl_step; in usb_serial_jtag_ll_phy_enable_vref_override()
225 USB_SERIAL_JTAG.conf0.vref_override = 1; in usb_serial_jtag_ll_phy_enable_vref_override()
233 USB_SERIAL_JTAG.conf0.vref_override = 0; in usb_serial_jtag_ll_phy_disable_vref_override()
[all …]
Duart_ll.h326 hw->conf0.rxfifo_rst = 1; in uart_ll_rxfifo_rst()
327 hw->conf0.rxfifo_rst = 0; in uart_ll_rxfifo_rst()
339 hw->conf0.txfifo_rst = 1; in uart_ll_txfifo_rst()
340 hw->conf0.txfifo_rst = 0; in uart_ll_txfifo_rst()
377 hw->conf0.stop_bit_num = stop_bit; in uart_ll_set_stop_bits()
390 *stop_bit = (uart_stop_bits_t)hw->conf0.stop_bit_num; in uart_ll_get_stop_bits()
404 hw->conf0.parity = parity_mode & 0x1; in uart_ll_set_parity()
406 hw->conf0.parity_en = (parity_mode >> 1) & 0x1; in uart_ll_set_parity()
419 if (hw->conf0.parity_en) { in uart_ll_get_parity()
420 *parity_mode = (uart_parity_t)(0x2 | hw->conf0.parity); in uart_ll_get_parity()
[all …]
Duhci_ll.h40 typeof(hw->conf0) conf0_reg; in uhci_ll_init()
41 hw->conf0.clk_en = 1; in uhci_ll_init()
44 hw->conf0.val = conf0_reg.val; in uhci_ll_init()
50 hw->conf0.uart0_ce = (uart_num == 0)? 1: 0; in uhci_ll_attach_uart_port()
51 hw->conf0.uart1_ce = (uart_num == 1)? 1: 0; in uhci_ll_attach_uart_port()
127 hw->conf0.uart_rx_brk_eof_en = 1; in uhci_ll_set_eof_mode()
130 hw->conf0.uart_idle_eof_en = 1; in uhci_ll_set_eof_mode()
133 hw->conf0.len_eof_en = 1; in uhci_ll_set_eof_mode()
/hal_espressif-latest/components/hal/esp32s2/include/hal/
Duart_ll.h86 hw->conf0.tick_ref_always_on = (source_clk == UART_SCLK_APB) ? 1 : 0; in uart_ll_set_sclk()
99 *source_clk = hw->conf0.tick_ref_always_on ? UART_SCLK_APB : UART_SCLK_REF_TICK; in uart_ll_get_sclk()
257 hw->conf0.rxfifo_rst = 1; in uart_ll_rxfifo_rst()
258 hw->conf0.rxfifo_rst = 0; in uart_ll_rxfifo_rst()
270 hw->conf0.txfifo_rst = 1; in uart_ll_txfifo_rst()
271 hw->conf0.txfifo_rst = 0; in uart_ll_txfifo_rst()
308 hw->conf0.stop_bit_num = stop_bit; in uart_ll_set_stop_bits()
321 *stop_bit = (uart_stop_bits_t)hw->conf0.stop_bit_num; in uart_ll_get_stop_bits()
335 hw->conf0.parity = parity_mode & 0x1; in uart_ll_set_parity()
337 hw->conf0.parity_en = (parity_mode >> 1) & 0x1; in uart_ll_set_parity()
[all …]
Dpcnt_ll.h57 hw->conf_unit[unit].conf0.ch0_pos_mode_un = pos_act; in pcnt_ll_set_edge_action()
58 hw->conf_unit[unit].conf0.ch0_neg_mode_un = neg_act; in pcnt_ll_set_edge_action()
60 hw->conf_unit[unit].conf0.ch1_pos_mode_un = pos_act; in pcnt_ll_set_edge_action()
61 hw->conf_unit[unit].conf0.ch1_neg_mode_un = neg_act; in pcnt_ll_set_edge_action()
77 hw->conf_unit[unit].conf0.ch0_hctrl_mode_un = high_act; in pcnt_ll_set_level_action()
78 hw->conf_unit[unit].conf0.ch0_lctrl_mode_un = low_act; in pcnt_ll_set_level_action()
80 hw->conf_unit[unit].conf0.ch1_hctrl_mode_un = high_act; in pcnt_ll_set_level_action()
81 hw->conf_unit[unit].conf0.ch1_lctrl_mode_un = low_act; in pcnt_ll_set_level_action()
187 hw->conf_unit[unit].conf0.thr_h_lim_en_un = enable; in pcnt_ll_enable_high_limit_event()
199 hw->conf_unit[unit].conf0.thr_l_lim_en_un = enable; in pcnt_ll_enable_low_limit_event()
[all …]
Drmt_ll.h172 HAL_FORCE_MODIFY_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt_chn, div); in rmt_ll_tx_set_channel_clock_div()
223 dev->conf_ch[channel].conf0.mem_size_chn = block_num; in rmt_ll_tx_set_mem_blocks()
392 dev->conf_ch[channel].conf0.carrier_en_chn = enable; in rmt_ll_tx_enable_carrier_modulation()
404 dev->conf_ch[channel].conf0.carrier_out_lv_chn = level; in rmt_ll_tx_set_carrier_level()
416 dev->conf_ch[channel].conf0.carrier_eff_en_chn = !enable; in rmt_ll_tx_enable_carrier_always_on()
447 HAL_FORCE_MODIFY_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt_chn, div); in rmt_ll_rx_set_channel_clock_div()
487 dev->conf_ch[channel].conf0.mem_size_chn = block_num; in rmt_ll_rx_set_mem_blocks()
500 HAL_FORCE_MODIFY_U32_REG_FIELD(dev->conf_ch[channel].conf0, idle_thres_chn, thres); in rmt_ll_rx_set_idle_thres()
579 dev->conf_ch[channel].conf0.carrier_en_chn = enable; in rmt_ll_rx_enable_carrier_demodulation()
591 dev->conf_ch[channel].conf0.carrier_out_lv_chn = level; in rmt_ll_rx_set_carrier_level()
[all …]
/hal_espressif-latest/components/hal/esp32/include/hal/
Duart_ll.h68 hw->conf0.tick_ref_always_on = (source_clk == UART_SCLK_APB) ? 1 : 0; in uart_ll_set_sclk()
81 *source_clk = hw->conf0.tick_ref_always_on ? UART_SCLK_APB : UART_SCLK_REF_TICK; in uart_ll_get_sclk()
272 hw->conf0.txfifo_rst = 1; in uart_ll_txfifo_rst()
273 hw->conf0.txfifo_rst = 0; in uart_ll_txfifo_rst()
329 hw->conf0.stop_bit_num = 0x1; in uart_ll_set_stop_bits()
332 hw->conf0.stop_bit_num = stop_bit; in uart_ll_set_stop_bits()
347 if(hw->rs485_conf.dl1_en == 1 && hw->conf0.stop_bit_num == 0x1) { in uart_ll_get_stop_bits()
350 *stop_bit = (uart_stop_bits_t)hw->conf0.stop_bit_num; in uart_ll_get_stop_bits()
365 hw->conf0.parity = parity_mode & 0x1; in uart_ll_set_parity()
367 hw->conf0.parity_en = (parity_mode >> 1) & 0x1; in uart_ll_set_parity()
[all …]
Dpcnt_ll.h58 hw->conf_unit[unit].conf0.ch0_pos_mode = pos_act; in pcnt_ll_set_edge_action()
59 hw->conf_unit[unit].conf0.ch0_neg_mode = neg_act; in pcnt_ll_set_edge_action()
61 hw->conf_unit[unit].conf0.ch1_pos_mode = pos_act; in pcnt_ll_set_edge_action()
62 hw->conf_unit[unit].conf0.ch1_neg_mode = neg_act; in pcnt_ll_set_edge_action()
78 hw->conf_unit[unit].conf0.ch0_hctrl_mode = high_act; in pcnt_ll_set_level_action()
79 hw->conf_unit[unit].conf0.ch0_lctrl_mode = low_act; in pcnt_ll_set_level_action()
81 hw->conf_unit[unit].conf0.ch1_hctrl_mode = high_act; in pcnt_ll_set_level_action()
82 hw->conf_unit[unit].conf0.ch1_lctrl_mode = low_act; in pcnt_ll_set_level_action()
188 hw->conf_unit[unit].conf0.thr_h_lim_en = enable; in pcnt_ll_enable_high_limit_event()
200 hw->conf_unit[unit].conf0.thr_l_lim_en = enable; in pcnt_ll_enable_low_limit_event()
[all …]
Drmt_ll.h51 dev->conf_ch[0].conf0.clk_en = enable; // register clock gating in rmt_ll_enable_periph_clock()
71 dev->conf_ch[0].conf0.mem_pd = 1; in rmt_ll_mem_force_power_off()
81 dev->conf_ch[0].conf0.mem_pd = 0; in rmt_ll_mem_power_by_pmu()
169 HAL_FORCE_MODIFY_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt, div); in rmt_ll_tx_set_channel_clock_div()
208 dev->conf_ch[channel].conf0.mem_size = block_num; in rmt_ll_tx_set_mem_blocks()
294 dev->conf_ch[channel].conf0.carrier_en = enable; in rmt_ll_tx_enable_carrier_modulation()
306 dev->conf_ch[channel].conf0.carrier_out_lv = level; in rmt_ll_tx_set_carrier_level()
340 HAL_FORCE_MODIFY_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt, div); in rmt_ll_rx_set_channel_clock_div()
380 dev->conf_ch[channel].conf0.mem_size = block_num; in rmt_ll_rx_set_mem_blocks()
393 HAL_FORCE_MODIFY_U32_REG_FIELD(dev->conf_ch[channel].conf0, idle_thres, thres); in rmt_ll_rx_set_idle_thres()
[all …]
Dsdio_slave_ll.h83 slc->conf0.slc0_rx_auto_wrback = 1; in sdio_slave_ll_init()
84 slc->conf0.slc0_token_auto_clr = 0; in sdio_slave_ll_init()
85 slc->conf0.slc0_rx_loop_test = 0; in sdio_slave_ll_init()
86 slc->conf0.slc0_tx_loop_test = 0; in sdio_slave_ll_init()
176 slc->conf0.slc0_rx_rst = 1; in sdio_slave_ll_send_reset()
177 slc->conf0.slc0_rx_rst = 0; in sdio_slave_ll_send_reset()
386 slc->conf0.slc0_tx_rst = 1; in sdio_slave_ll_recv_reset()
387 slc->conf0.slc0_tx_rst = 0; in sdio_slave_ll_recv_reset()
Dledc_ll.h239 hw->channel_group[speed_mode].channel[channel_num].conf0.low_speed_update = 1; in ledc_ll_ls_channel_update()
254 int timer_sel = hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel; in ledc_ll_get_max_duty()
405 hw->channel_group[speed_mode].channel[channel_num].conf0.sig_out_en = sig_out_en; in ledc_ll_set_sig_out_en()
435 hw->channel_group[speed_mode].channel[channel_num].conf0.idle_lv = idle_level & 0x1; in ledc_ll_set_idle_level()
499 hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel = timer_sel; in ledc_ll_bind_channel_timer()
514 *timer_sel = hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel; in ledc_ll_get_channel_timer()
/hal_espressif-latest/components/hal/esp32c2/include/hal/
Duart_ll.h326 hw->conf0.rxfifo_rst = 1; in uart_ll_rxfifo_rst()
327 hw->conf0.rxfifo_rst = 0; in uart_ll_rxfifo_rst()
339 hw->conf0.txfifo_rst = 1; in uart_ll_txfifo_rst()
340 hw->conf0.txfifo_rst = 0; in uart_ll_txfifo_rst()
377 hw->conf0.stop_bit_num = stop_bit; in uart_ll_set_stop_bits()
390 *stop_bit = (uart_stop_bits_t)hw->conf0.stop_bit_num; in uart_ll_get_stop_bits()
404 hw->conf0.parity = parity_mode & 0x1; in uart_ll_set_parity()
406 hw->conf0.parity_en = (parity_mode >> 1) & 0x1; in uart_ll_set_parity()
419 if (hw->conf0.parity_en) { in uart_ll_get_parity()
420 *parity_mode = (uart_parity_t)(0x2 | hw->conf0.parity); in uart_ll_get_parity()
[all …]
Dledc_ll.h241 hw->channel_group[speed_mode].channel[channel_num].conf0.para_up = 1; in ledc_ll_ls_channel_update()
256 uint32_t timer_sel = hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel; in ledc_ll_get_max_duty()
407 hw->channel_group[speed_mode].channel[channel_num].conf0.sig_out_en = sig_out_en; in ledc_ll_set_sig_out_en()
437 hw->channel_group[speed_mode].channel[channel_num].conf0.idle_lv = idle_level & 0x1; in ledc_ll_set_idle_level()
501 hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel = timer_sel; in ledc_ll_bind_channel_timer()
516 *timer_sel = hw->channel_group[speed_mode].channel[channel_num].conf0.timer_sel; in ledc_ll_get_channel_timer()

123