Home
last modified time | relevance | path

Searched refs:a2 (Results 1 – 25 of 27) sorted by relevance

12

/hal_espressif-latest/zephyr/esp32/src/hal/
Dwindowspill_asm.S96 movi a2, 0 // always report success
126 rsr.windowbase a2
127 addi a2, a2, 1
128 ssr a2 // sar = WINDOWBASE + 1
130 srl a2, a3 // a2 is 0... | 000000xxxxxxxxxx = WINDOWSTART >> sar
135 or a2, a2, a3 // a2 is 0... | 1yyyyyxxxxxxxxxx
150 neg a3, a2 // keep only the least-significant bit set of a2 ...
151 and a3, a3, a2 // ... in a3
155 wsr.windowstart a2 // temporarily save rotated start bits
159 find_ls_one a3, a2 // set a3 to index of lsmost bit set in a2 (a2 clobbered)
[all …]
/hal_espressif-latest/components/esp_system/port/soc/esp32/
Dhighint_hdl.S75 movi a2, \dev
77 s32i a3, a2, TIMG1_WDTWPROTECT_OFFSET /* disable write protect */
79 l32i a4, a2, TIMG1_INT_CLR_OFFSET
83 s32i a3, a2, TIMG1_INT_CLR_OFFSET /* clear 1st stage timeout interrupt */
86 s32i a3, a2, TIMG1_WDTWPROTECT_OFFSET /* enable write protect */
91 movi a2, \dev
93 s32i a3, a2, TIMG1_WDTWPROTECT_OFFSET /* disable write protect */
101 s32i a3, a2, TIMG1_WDT_STG0_HOLD_OFFSET /* set timeout before interrupt */
104 s32i a3, a2, TIMG1_WDT_STG1_HOLD_OFFSET /* set timeout before system reset */
107 s32i a3, a2, TIMG1_WDT_FEED_OFFSET /* feed wdt */
[all …]
/hal_espressif-latest/components/bt/controller/esp32/
Dhli_vectors.S77 s32i a2, a0, 8
79 rsr a2, EXCSAVE_4 /* holds the value of a0 */
80 s32i a2, a0, 0
84 rsr a2, WINDOWBASE
85 s32i a2, a0, 0
86 rsr a2, WINDOWSTART
87 s32i a2, a0, 4
88 rsr a2, SAR
89 s32i a2, a0, 8
90 rsr a2, LBEG
[all …]
/hal_espressif-latest/components/esp_rom/patches/
Desp_rom_longjmp.S87 l32i a0, a2, 64
94 l32i a4, a2, 0
95 l32i a5, a2, 4
98 l32i a4, a2, 8
99 l32i a5, a2, 12
106 l32i a8, a2, 52
109 addi a5, a2, 16
131 l32i a7, a2, 4 // load the target stack pointer
133 l32i a4, a2, 48
134 l32i a5, a2, 52
[all …]
Desp_rom_cache_writeback_esp32s3.S78 s32i a2, a4, 0
84 movi a2, EXTMEM_DCACHE_FREEZE_REG
91 l32i a4, a2, 0 /* a4 = *(EXTMEM_DCACHE_FREEZE_REG) */
96 s32i a4, a2, 0 /* *(EXTMEM_DCACHE_FREEZE_REG) = a4 */
101 l32i a4, a2, 0 /* a4 = *(EXTMEM_DCACHE_FREEZE_REG) */
119 l32i a4, a2, 0 /* a4 = *(EXTMEM_DCACHE_FREEZE_REG) */
122 s32i a4, a2, 0 /* *(EXTMEM_DCACHE_FREEZE_REG) = a4 */
127 l32i a4, a2, 0 /* a4 = *(EXTMEM_DCACHE_FREEZE_REG) */
/hal_espressif-latest/components/xtensa/
Dxtensa_intr_asm.S168 or a5, a3, a2 /* a5 = _xt_intenable | mask */
172 mov a2, a3 /* Previous mask */
177 or a2, a3, a2 /* set bits in mask */
178 wsr a2, INTENABLE /* Re-enable ints */
180 mov a2, a3 /* return prev mask */
183 movi a2, 0 /* Return zero */
217 or a5, a3, a2 /* a5 = _xt_intenable | mask */
218 xor a5, a5, a2 /* a5 = _xt_intenable & ~mask */
222 mov a2, a3 /* Previous mask */
227 or a3, a4, a2 /* set bits in mask */
[all …]
/hal_espressif-latest/components/xtensa/include/xtensa/
Dcacheattrasm.h106 rsr.cacheattr a2
114 movi a2, 0
119 slli a2, a2, 4
121 or a2, a2, a4
126 movi a2, 0
185 extui a5, a2, 0, 4 // get CA nibble
189 srli a2, a2, 4 // next nibble
256 rsr.cacheattr a2
300 mov a7, a2 // copy a2 so it doesn't get clobbered
360 mov a7, a2 // copy a2 so it doesn't get clobbered
[all …]
Dsemihosting.h28 register long a2 asm ("a2") = id; in semihosting_call_noerrno()
33 : "+r"(a2) : "r"(a3) in semihosting_call_noerrno()
35 return a2; in semihosting_call_noerrno()
Dxtensa_context.h122 STRUCT_FIELD (long, 4, XT_STK_A2, a2)
248 STRUCT_FIELD (long, 4, XT_SOL_A2, a2)
Dxtruntime-frames.h101 STRUCT_FIELD (long,4,UEXC_,a2)
/hal_espressif-latest/components/esp_system/port/arch/xtensa/
Desp_ipc_isr_handler.S55 s32i a2, a0, LX_INTR_A2_OFFSET
58 rsr a2, EXCSAVE_X
59 s32i a2, a0, LX_INTR_A0_OFFSET
105 movi a2, esp_ipc_func_arg
106 l32i a2, a2, 0
111 l32i a2, a0, LX_INTR_A2_OFFSET
Desp_ipc_isr_routines.S27 l32i a3, a2, 0
Ddebug_helpers_asm.S51 s32i a5, a2, 0 //Store i PC to arg *pc
/hal_espressif-latest/components/xtensa/esp32/include/xtensa/config/
Dcore.h1011 #define xchal_extratie_load_a2 xchal_ncptie_load a2,a3,a4,a5,a6
1012 #define xchal_extratie_store_a2 xchal_ncptie_store a2,a3,a4,a5,a6
1015 #define xchal_extra_load_a2 xchal_ncp_load a2,a3,a4,a5,a6
1016 #define xchal_extra_store_a2 xchal_ncp_store a2,a3,a4,a5,a6
1017 #define xchal_extra_load_funcbody xchal_ncp_load a2,a3,a4,a5,a6
1018 #define xchal_extra_store_funcbody xchal_ncp_store a2,a3,a4,a5,a6
1019 #define xchal_cp0_store_a2 xchal_cp0_store a2,a3,a4,a5,a6
1020 #define xchal_cp0_load_a2 xchal_cp0_load a2,a3,a4,a5,a6
1021 #define xchal_cp1_store_a2 xchal_cp1_store a2,a3,a4,a5,a6
1022 #define xchal_cp1_load_a2 xchal_cp1_load a2,a3,a4,a5,a6
[all …]
/hal_espressif-latest/components/xtensa/esp32s2/include/xtensa/config/
Dcore.h1065 #define xchal_extratie_load_a2 xchal_ncptie_load a2,a3,a4,a5,a6
1066 #define xchal_extratie_store_a2 xchal_ncptie_store a2,a3,a4,a5,a6
1069 #define xchal_extra_load_a2 xchal_ncp_load a2,a3,a4,a5,a6
1070 #define xchal_extra_store_a2 xchal_ncp_store a2,a3,a4,a5,a6
1071 #define xchal_extra_load_funcbody xchal_ncp_load a2,a3,a4,a5,a6
1072 #define xchal_extra_store_funcbody xchal_ncp_store a2,a3,a4,a5,a6
1073 #define xchal_cp0_store_a2 xchal_cp0_store a2,a3,a4,a5,a6
1074 #define xchal_cp0_load_a2 xchal_cp0_load a2,a3,a4,a5,a6
1075 #define xchal_cp1_store_a2 xchal_cp1_store a2,a3,a4,a5,a6
1076 #define xchal_cp1_load_a2 xchal_cp1_load a2,a3,a4,a5,a6
[all …]
/hal_espressif-latest/components/xtensa/esp32s3/include/xtensa/config/
Dcore.h1071 #define xchal_extratie_load_a2 xchal_ncptie_load a2,a3,a4,a5,a6
1072 #define xchal_extratie_store_a2 xchal_ncptie_store a2,a3,a4,a5,a6
1075 #define xchal_extra_load_a2 xchal_ncp_load a2,a3,a4,a5,a6
1076 #define xchal_extra_store_a2 xchal_ncp_store a2,a3,a4,a5,a6
1077 #define xchal_extra_load_funcbody xchal_ncp_load a2,a3,a4,a5,a6
1078 #define xchal_extra_store_funcbody xchal_ncp_store a2,a3,a4,a5,a6
1079 #define xchal_cp0_store_a2 xchal_cp0_store a2,a3,a4,a5,a6
1080 #define xchal_cp0_load_a2 xchal_cp0_load a2,a3,a4,a5,a6
1081 #define xchal_cp1_store_a2 xchal_cp1_store a2,a3,a4,a5,a6
1082 #define xchal_cp1_load_a2 xchal_cp1_load a2,a3,a4,a5,a6
[all …]
/hal_espressif-latest/components/wpa_supplicant/src/crypto/
Dccmp.c81 static void ccmp_aad_nonce_pv1(const u8 *hdr, const u8 *a1, const u8 *a2, in ccmp_aad_nonce_pv1() argument
106 os_memcpy(pos, a2, ETH_ALEN); in ccmp_aad_nonce_pv1()
129 os_memcpy(nonce + 1, a2, ETH_ALEN); in ccmp_aad_nonce_pv1()
240 u8 * ccmp_encrypt_pv1(const u8 *tk, const u8 *a1, const u8 *a2, const u8 *a3, in ccmp_encrypt_pv1() argument
264 ccmp_aad_nonce_pv1(crypt, a1, a2, a3, pn, aad, &aad_len, nonce); in ccmp_encrypt_pv1()
Dccmp.h17 u8 * ccmp_encrypt_pv1(const u8 *tk, const u8 *a1, const u8 *a2, const u8 *a3,
/hal_espressif-latest/components/bt/host/bluedroid/stack/smp/include/
Dsmp_int.h383 UINT8 *n2, UINT8 *a1, UINT8 *a2,
385 extern void smp_f5_calc_chk (UINT8 *w, UINT8 *n1, UINT8 *n2, UINT8 *a1, UINT8 *a2,
388 UINT8 *iocap, UINT8 *a1, UINT8 *a2, UINT8 *mac);
521 extern BOOLEAN smp_calculate_f5(UINT8 *w, UINT8 *n1, UINT8 *n2, UINT8 *a1, UINT8 *a2,
525 UINT8 *a2, UINT8 *length, UINT8 *mac);
528 UINT8 *a1, UINT8 *a2, UINT8 *f3);
/hal_espressif-latest/components/bt/host/bluedroid/stack/smp/
Dsmp_keys.c1533 BOOLEAN smp_calculate_f5(UINT8 *w, UINT8 *n1, UINT8 *n2, UINT8 *a1, UINT8 *a2, in smp_calculate_f5() argument
1568 p_prnt = a2; in smp_calculate_f5()
1581 if (!smp_calculate_f5_mackey_or_long_term_key(t, counter_mac_key, key_id, n1, n2, a1, a2, in smp_calculate_f5()
1591 if (!smp_calculate_f5_mackey_or_long_term_key(t, counter_ltk, key_id, n1, n2, a1, a2, in smp_calculate_f5()
1637 UINT8 *key_id, UINT8 *n1, UINT8 *n2, UINT8 *a1, UINT8 *a2, in smp_calculate_f5_mackey_or_long_term_key() argument
1666 p_prnt = a2; in smp_calculate_f5_mackey_or_long_term_key()
1680 ARRAY_TO_STREAM(p, a2, 7); in smp_calculate_f5_mackey_or_long_term_key()
1875 UINT8 *a2, UINT8 *c) in smp_calculate_f6() argument
1900 p_print = a2; in smp_calculate_f6()
1915 ARRAY_TO_STREAM(p, a2, 7); in smp_calculate_f6()
/hal_espressif-latest/components/esp_hw_support/
Dsleep_cpu_asm.S64 sw a2, RV_SLP_CTX_A2(t0)
231 lw a2, RV_SLP_CTX_A2(t0)
/hal_espressif-latest/components/riscv/
Dvectors.S34 sw a2, RV_STK_A2(sp)
74 lw a2, RV_STK_A2(sp)
/hal_espressif-latest/components/riscv/include/riscv/
Drvruntime-frames.h58 STRUCT_FIELD (long, 4, RV_STK_A2, a2) /* a2-7: Function arguments */
Drvsleep-frames.h60 STRUCT_FIELD (long, 4, RV_SLP_CTX_A2, a2) /* a2-7: Function arguments */
/hal_espressif-latest/tools/esptool_py/docs/en/espefuse/
Dburn-key-digest-cmd.rst70 …= a2 cd 39 85 df 00 d7 95 07 0f f6 7c 8b ab e1 7d 39 11 95 c4 5b 37 6e 7b f0 ec 04 5e 36 30 02 5d …
166 …= a2 cd 39 85 df 00 d7 95 07 0f f6 7c 8b ab e1 7d 39 11 95 c4 5b 37 6e 7b f0 ec 04 5e 36 30 02 5d …

12