Home
last modified time | relevance | path

Searched refs:SOC_MOD_CLK_XTAL (Results 1 – 18 of 18) sorted by relevance

/hal_espressif-latest/components/soc/esp32h2/include/soc/
Dclk_tree_defs.h135 … SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external 32MHz crystal */ enumerator
145 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
147 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
164 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_PLL_F48M, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
172 GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
181 TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL, /*!< Timer group clock source is XTAL */
190 #define SOC_RMT_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
197 RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
198 RMT_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the default choice */
205 RMT_BASECLK_XTAL = SOC_MOD_CLK_XTAL, /*!< RMT source clock is XTAL */
[all …]
/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dclk_tree_defs.h123 … SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external 40MHz crystal */ enumerator
136 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
138 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
155 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_PLL_F80M, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
163 GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
172 TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL, /*!< Timer group clock source is XTAL */
181 #define SOC_RMT_CLKS {SOC_MOD_CLK_PLL_F80M, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
189 RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
198 RMT_BASECLK_XTAL = SOC_MOD_CLK_XTAL, /*!< RMT source clock is XTAL */
207 #define SOC_TEMP_SENSOR_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
[all …]
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Dclk_tree_defs.h112 … SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external 40MHz crystal */ enumerator
122 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
123 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
140 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
147 GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
156 TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL, /*!< Timer group clock source is XTAL */
165 #define SOC_RMT_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
173 RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
182 RMT_BASECLK_XTAL = SOC_MOD_CLK_XTAL, /*!< RMT source clock is XTAL */
191 #define SOC_TEMP_SENSOR_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
[all …]
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Dclk_tree_defs.h112 …SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external 26/40MHz crystal … enumerator
122 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
123 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
140 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_PLL_F40M, SOC_MOD_CLK_XTAL}
147 GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
156 TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL, /*!< Timer group clock source is XTAL */
165 #define SOC_TEMP_SENSOR_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
171 … TEMPERATURE_SENSOR_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
173 …TEMPERATURE_SENSOR_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the default choice */
184 UART_SCLK_XTAL = SOC_MOD_CLK_XTAL, /*!< UART source clock is XTAL */
[all …]
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Dclk_tree_defs.h124 … SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external 40MHz crystal */ enumerator
135 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
136 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
153 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
160 GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
169 TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL, /*!< Timer group source clock is XTAL */
178 #define SOC_LCD_CLKS {SOC_MOD_CLK_PLL_F160M, SOC_MOD_CLK_PLL_D2, SOC_MOD_CLK_XTAL}
186 LCD_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
195 #define SOC_RMT_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
203 RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
[all …]
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Dclk_tree_defs.h112 … SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external 40MHz crystal */ enumerator
125 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
126 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
143 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
150 GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
159 TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL, /*!< Timer group source clock is XTAL */
403 #define SOC_LEDC_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_APB, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_REF_TICK}
413 LEDC_USE_XTAL_CLK = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
/hal_espressif-latest/components/soc/esp32/include/soc/
Dclk_tree_defs.h115 …SOC_MOD_CLK_XTAL, /*!< XTAL_CLK comes from the external crystal (2~40MHz)… enumerator
127 SYSTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock is XTAL */
128 …SYSTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL, /*!< SYSTIMER source clock default choice is XTAL …
/hal_espressif-latest/components/esp_hw_support/port/esp32h2/
Desp_clk_tree.c30 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/esp_hw_support/port/esp32c6/
Desp_clk_tree.c30 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/esp_hw_support/port/esp32s2/
Desp_clk_tree.c33 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/esp_hw_support/port/esp32c2/
Desp_clk_tree.c30 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/esp_hw_support/port/esp32c3/
Desp_clk_tree.c33 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/esp_hw_support/port/esp32s3/
Desp_clk_tree.c33 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/esp_hw_support/port/esp32/
Desp_clk_tree.c33 case SOC_MOD_CLK_XTAL: in esp_clk_tree_src_get_freq_hz()
/hal_espressif-latest/components/hal/esp32c6/include/hal/
Dgpio_ll.h501 case SOC_MOD_CLK_XTAL: in gpio_ll_iomux_set_clk_src()
Dmcpwm_ll.h85 case SOC_MOD_CLK_XTAL: in mcpwm_ll_group_set_clock_source()
/hal_espressif-latest/components/hal/esp32h2/include/hal/
Dgpio_ll.h526 case SOC_MOD_CLK_XTAL: in gpio_ll_iomux_set_clk_src()
Dmcpwm_ll.h80 case SOC_MOD_CLK_XTAL: in mcpwm_ll_group_set_clock_source()