Home
last modified time | relevance | path

Searched refs:SENS_FORCE_XPD_SAR_S (Results 1 – 7 of 7) sorted by relevance

/hal_espressif-latest/zephyr/esp32/src/
Dsoc_random.c47 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S); in soc_random_enable()
97 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S); in soc_random_disable()
/hal_espressif-latest/components/bootloader_support/src/
Dbootloader_random_esp32.c57 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S); in bootloader_random_enable()
105 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S); in bootloader_random_disable()
Dbootloader_random_esp32s2.c91 SET_PERI_REG_BITS(SENS_SAR_POWER_XPD_SAR_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S); in bootloader_random_disable()
/hal_espressif-latest/zephyr/esp32s2/src/
Dsoc_random.c86 SET_PERI_REG_BITS(SENS_SAR_POWER_XPD_SAR_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S); in soc_random_disable()
/hal_espressif-latest/components/soc/esp32/include/soc/
Dsens_reg.h96 #define SENS_FORCE_XPD_SAR_M ((SENS_FORCE_XPD_SAR_V)<<(SENS_FORCE_XPD_SAR_S))
98 #define SENS_FORCE_XPD_SAR_S 18 macro
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Dsens_reg.h431 #define SENS_FORCE_XPD_SAR_M ((SENS_FORCE_XPD_SAR_V)<<(SENS_FORCE_XPD_SAR_S))
433 #define SENS_FORCE_XPD_SAR_S 29 macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Dsens_reg.h417 #define SENS_FORCE_XPD_SAR_M ((SENS_FORCE_XPD_SAR_V)<<(SENS_FORCE_XPD_SAR_S))
419 #define SENS_FORCE_XPD_SAR_S 29 macro