Home
last modified time | relevance | path

Searched refs:RV_WRITE_CSR (Results 1 – 7 of 7) sorted by relevance

/hal_espressif-latest/components/esp_hw_support/
Dsleep_cpu.c545 RV_WRITE_CSR(mscratch, frame->mscratch); in rv_core_noncritical_regs_restore()
546 RV_WRITE_CSR(mideleg, frame->mideleg); in rv_core_noncritical_regs_restore()
547 RV_WRITE_CSR(misa, frame->misa); in rv_core_noncritical_regs_restore()
548 RV_WRITE_CSR(tselect, frame->tselect); in rv_core_noncritical_regs_restore()
549 RV_WRITE_CSR(tdata1, frame->tdata1); in rv_core_noncritical_regs_restore()
550 RV_WRITE_CSR(tdata2, frame->tdata2); in rv_core_noncritical_regs_restore()
551 RV_WRITE_CSR(tcontrol, frame->tcontrol); in rv_core_noncritical_regs_restore()
552 RV_WRITE_CSR(pmpaddr0, frame->pmpaddr0); in rv_core_noncritical_regs_restore()
553 RV_WRITE_CSR(pmpaddr1, frame->pmpaddr1); in rv_core_noncritical_regs_restore()
554 RV_WRITE_CSR(pmpaddr2, frame->pmpaddr2); in rv_core_noncritical_regs_restore()
[all …]
/hal_espressif-latest/components/riscv/include/riscv/
Drv_utils.h65 RV_WRITE_CSR(CSR_PCCR_MACHINE, ccount); in rv_utils_set_cycle_count()
79 RV_WRITE_CSR(mtvec, mtvec_val); in rv_utils_set_mtvec()
134 RV_WRITE_CSR(tselect, bp_num); in rv_utils_set_breakpoint()
135 RV_WRITE_CSR(tcontrol, TCONTROL_MPTE | TCONTROL_MTE); in rv_utils_set_breakpoint()
136 RV_WRITE_CSR(tdata1, TDATA1_USER | TDATA1_MACHINE | TDATA1_EXECUTE); in rv_utils_set_breakpoint()
137 RV_WRITE_CSR(tdata2, bp_addr); in rv_utils_set_breakpoint()
146 RV_WRITE_CSR(tselect, wp_num); in rv_utils_set_watchpoint()
147 RV_WRITE_CSR(tcontrol, TCONTROL_MPTE | TCONTROL_MTE); in rv_utils_set_watchpoint()
148 RV_WRITE_CSR(tdata1, TDATA1_USER | in rv_utils_set_watchpoint()
175 RV_WRITE_CSR(tdata2, match_pattern); in rv_utils_set_watchpoint()
[all …]
Dcsr.h73 RV_WRITE_CSR((CSR_PMAADDR0) + (ENTRY), (ADDR) >> (PMA_SHIFT)); \
74 RV_WRITE_CSR((CSR_PMACFG0) + (ENTRY), CFG); \
81 RV_WRITE_CSR((CSR_PMAADDR0) + (ENTRY), ((ADDR) | ((SIZE >> 1) - 1)) >> 2); \
82 RV_WRITE_CSR((CSR_PMACFG0) + (ENTRY), CFG); \
125 RV_WRITE_CSR((CSR_PMPADDR0) + (ENTRY), (ADDR) >> (PMP_SHIFT)); \
168 #define RV_WRITE_CSR(reg, val) ({ \ macro
182 #define RV_SET_CSR_FIELD(_r, _f, _v) ({ (RV_WRITE_CSR((_r),((RV_READ_CSR(_r) & ~((_f##_V) << (_f##_…
183 #define RV_CLEAR_CSR_FIELD(_r, _f) ({ (RV_WRITE_CSR((_r),(RV_READ_CSR(_r) & ~((_f##_V) << (_f##_S))…
/hal_espressif-latest/components/hal/esp32h2/include/hal/
Ddedic_gpio_cpu_ll.h24 RV_WRITE_CSR(CSR_GPIO_OEN_USER, mask); in dedic_gpio_cpu_ll_enable_output()
29 RV_WRITE_CSR(CSR_GPIO_OUT_USER, value); in dedic_gpio_cpu_ll_write_all()
/hal_espressif-latest/components/hal/esp32c6/include/hal/
Ddedic_gpio_cpu_ll.h24 RV_WRITE_CSR(CSR_GPIO_OEN_USER, mask); in dedic_gpio_cpu_ll_enable_output()
29 RV_WRITE_CSR(CSR_GPIO_OUT_USER, value); in dedic_gpio_cpu_ll_write_all()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Ddedic_gpio_cpu_ll.h24 RV_WRITE_CSR(CSR_GPIO_OEN_USER, mask); in dedic_gpio_cpu_ll_enable_output()
29 RV_WRITE_CSR(CSR_GPIO_OUT_USER, value); in dedic_gpio_cpu_ll_write_all()
/hal_espressif-latest/components/hal/esp32c2/include/hal/
Ddedic_gpio_cpu_ll.h24 RV_WRITE_CSR(CSR_GPIO_OEN_USER, mask); in dedic_gpio_cpu_ll_enable_output()
30 RV_WRITE_CSR(CSR_GPIO_OUT_USER, value); in dedic_gpio_cpu_ll_write_all()