Home
last modified time | relevance | path

Searched refs:RTC_CNTL_PAD_FORCE_HOLD_M (Results 1 – 8 of 8) sorted by relevance

/hal_espressif-latest/components/hal/esp32s2/include/hal/
Drtc_io_ll.h250 SET_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in rtcio_ll_force_hold_all()
261 CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in rtcio_ll_force_unhold_all()
/hal_espressif-latest/components/hal/esp32s3/include/hal/
Drtc_io_ll.h276 SET_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in rtcio_ll_force_hold_all()
287 CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in rtcio_ll_force_unhold_all()
/hal_espressif-latest/components/hal/esp32c2/include/hal/
Dgpio_ll.h536 SET_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in gpio_ll_force_hold_all()
548 CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in gpio_ll_force_unhold_all()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Dgpio_ll.h563 SET_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in gpio_ll_force_hold_all()
575 CLEAR_PERI_REG_MASK(RTC_CNTL_PWC_REG, RTC_CNTL_PAD_FORCE_HOLD_M); in gpio_ll_force_unhold_all()
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Drtc_cntl_reg.h902 #define RTC_CNTL_PAD_FORCE_HOLD_M (BIT(21)) macro
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Drtc_cntl_reg.h1339 #define RTC_CNTL_PAD_FORCE_HOLD_M (BIT(21)) macro
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Drtc_cntl_reg.h1598 #define RTC_CNTL_PAD_FORCE_HOLD_M (BIT(21)) macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Drtc_cntl_reg.h1654 #define RTC_CNTL_PAD_FORCE_HOLD_M (BIT(21)) macro