Home
last modified time | relevance | path

Searched refs:RTC_CNTL_EXT_WAKEUP1_REG (Results 1 – 6 of 6) sorted by relevance

/hal_espressif-latest/components/hal/esp32s2/include/hal/
Drtc_cntl_ll.h30 REG_SET_BIT(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_STATUS_CLR); in rtc_cntl_ll_ext1_clear_wakeup_status()
42 REG_SET_FIELD(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL, io_mask); in rtc_cntl_ll_ext1_set_wakeup_pins()
54 CLEAR_PERI_REG_MASK(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL_M); in rtc_cntl_ll_ext1_clear_wakeup_pins()
59 return REG_GET_FIELD(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL); in rtc_cntl_ll_ext1_get_wakeup_pins()
/hal_espressif-latest/components/hal/esp32/include/hal/
Drtc_cntl_ll.h28 REG_SET_BIT(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_STATUS_CLR); in rtc_cntl_ll_ext1_clear_wakeup_status()
40 REG_SET_FIELD(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL, io_mask); in rtc_cntl_ll_ext1_set_wakeup_pins()
52 CLEAR_PERI_REG_MASK(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL_M); in rtc_cntl_ll_ext1_clear_wakeup_pins()
57 return REG_GET_FIELD(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL); in rtc_cntl_ll_ext1_get_wakeup_pins()
/hal_espressif-latest/components/hal/esp32s3/include/hal/
Drtc_cntl_ll.h34 REG_SET_BIT(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_STATUS_CLR); in rtc_cntl_ll_ext1_clear_wakeup_status()
46 REG_SET_FIELD(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL, io_mask); in rtc_cntl_ll_ext1_set_wakeup_pins()
58 CLEAR_PERI_REG_MASK(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL_M); in rtc_cntl_ll_ext1_clear_wakeup_pins()
63 return REG_GET_FIELD(RTC_CNTL_EXT_WAKEUP1_REG, RTC_CNTL_EXT_WAKEUP1_SEL); in rtc_cntl_ll_ext1_get_wakeup_pins()
/hal_espressif-latest/components/soc/esp32/include/soc/
Drtc_cntl_reg.h1964 #define RTC_CNTL_EXT_WAKEUP1_REG (DR_REG_RTCCNTL_BASE + 0xcc) macro
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Drtc_cntl_reg.h2633 #define RTC_CNTL_EXT_WAKEUP1_REG (DR_REG_RTCCNTL_BASE + 0x00DC) macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Drtc_cntl_reg.h2541 #define RTC_CNTL_EXT_WAKEUP1_REG (DR_REG_RTCCNTL_BASE + 0xE0) macro