Searched refs:RTC_CNTL_ENB_CK8M_DIV (Results 1 – 10 of 10) sorted by relevance
/hal_espressif-latest/components/hal/esp32c2/include/hal/ |
D | clk_tree_ll.h | 101 CLEAR_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_enable() 112 SET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_disable() 122 return GET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV) == 0; in clk_ll_rc_fast_d256_is_enabled()
|
/hal_espressif-latest/components/hal/esp32s3/include/hal/ |
D | clk_tree_ll.h | 170 CLEAR_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_enable() 181 SET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_disable() 191 return GET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV) == 0; in clk_ll_rc_fast_d256_is_enabled()
|
/hal_espressif-latest/components/hal/esp32c3/include/hal/ |
D | clk_tree_ll.h | 168 CLEAR_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_enable() 179 SET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_disable() 189 return GET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV) == 0; in clk_ll_rc_fast_d256_is_enabled()
|
/hal_espressif-latest/components/hal/esp32s2/include/hal/ |
D | clk_tree_ll.h | 254 CLEAR_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_enable() 265 SET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_disable() 275 return GET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV) == 0; in clk_ll_rc_fast_d256_is_enabled()
|
/hal_espressif-latest/components/hal/esp32/include/hal/ |
D | clk_tree_ll.h | 302 CLEAR_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_enable() 313 SET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV); in clk_ll_rc_fast_d256_disable() 323 return GET_PERI_REG_MASK(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ENB_CK8M_DIV) == 0; in clk_ll_rc_fast_d256_is_enabled()
|
/hal_espressif-latest/components/soc/esp32c2/include/soc/ |
D | rtc_cntl_reg.h | 736 #define RTC_CNTL_ENB_CK8M_DIV (BIT(7)) macro
|
/hal_espressif-latest/components/soc/esp32/include/soc/ |
D | rtc_cntl_reg.h | 958 #define RTC_CNTL_ENB_CK8M_DIV (BIT(7)) macro
|
/hal_espressif-latest/components/soc/esp32c3/include/soc/ |
D | rtc_cntl_reg.h | 1067 #define RTC_CNTL_ENB_CK8M_DIV (BIT(7)) macro
|
/hal_espressif-latest/components/soc/esp32s2/include/soc/ |
D | rtc_cntl_reg.h | 1282 #define RTC_CNTL_ENB_CK8M_DIV (BIT(7)) macro
|
/hal_espressif-latest/components/soc/esp32s3/include/soc/ |
D | rtc_cntl_reg.h | 1376 #define RTC_CNTL_ENB_CK8M_DIV (BIT(7)) macro
|