Home
last modified time | relevance | path

Searched refs:RTC_CNTL_DG_PAD_FORCE_HOLD (Results 1 – 9 of 9) sorted by relevance

/hal_espressif-latest/components/hal/esp32s3/include/hal/
Dgpio_ll.h580 SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_hold_all()
589 CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_unhold_all()
/hal_espressif-latest/components/hal/esp32c2/include/hal/
Dgpio_ll.h535 SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_hold_all()
545 CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_unhold_all()
/hal_espressif-latest/components/hal/esp32s2/include/hal/
Dgpio_ll.h551 SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_hold_all()
560 CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_unhold_all()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Dgpio_ll.h562 SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_hold_all()
572 CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_HOLD); in gpio_ll_force_unhold_all()
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Drtc_cntl_reg.h971 #define RTC_CNTL_DG_PAD_FORCE_HOLD (BIT(15)) macro
/hal_espressif-latest/components/soc/esp32/include/soc/
Drtc_cntl_reg.h1565 #define RTC_CNTL_DG_PAD_FORCE_HOLD (BIT(15)) macro
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Drtc_cntl_reg.h1534 #define RTC_CNTL_DG_PAD_FORCE_HOLD (BIT(15)) macro
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Drtc_cntl_reg.h2021 #define RTC_CNTL_DG_PAD_FORCE_HOLD (BIT(15)) macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Drtc_cntl_reg.h1935 #define RTC_CNTL_DG_PAD_FORCE_HOLD (BIT(15)) macro