Searched refs:RTC_CNTL_ANA_CLK_RTC_SEL (Results 1 – 10 of 10) sorted by relevance
| /hal_espressif-latest/components/hal/esp32c2/include/hal/ |
| D | clk_tree_ll.h | 396 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 0); in clk_ll_rtc_slow_set_src()
399 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 1); in clk_ll_rtc_slow_set_src()
402 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 2); in clk_ll_rtc_slow_set_src()
417 uint32_t clk_sel = REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL); in clk_ll_rtc_slow_get_src()
|
| /hal_espressif-latest/components/hal/esp32s3/include/hal/ |
| D | clk_tree_ll.h | 505 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 0); in clk_ll_rtc_slow_set_src()
508 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 1); in clk_ll_rtc_slow_set_src()
511 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 2); in clk_ll_rtc_slow_set_src()
526 uint32_t clk_sel = REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL); in clk_ll_rtc_slow_get_src()
|
| /hal_espressif-latest/components/hal/esp32c3/include/hal/ |
| D | clk_tree_ll.h | 504 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 0); in clk_ll_rtc_slow_set_src()
507 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 1); in clk_ll_rtc_slow_set_src()
510 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 2); in clk_ll_rtc_slow_set_src()
525 uint32_t clk_sel = REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL); in clk_ll_rtc_slow_get_src()
|
| /hal_espressif-latest/components/hal/esp32s2/include/hal/ |
| D | clk_tree_ll.h | 619 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 0); in clk_ll_rtc_slow_set_src()
622 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 1); in clk_ll_rtc_slow_set_src()
625 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 2); in clk_ll_rtc_slow_set_src()
640 uint32_t clk_sel = REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL); in clk_ll_rtc_slow_get_src()
|
| /hal_espressif-latest/components/hal/esp32/include/hal/ |
| D | clk_tree_ll.h | 703 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 0); in clk_ll_rtc_slow_set_src()
706 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 1); in clk_ll_rtc_slow_set_src()
709 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL, 2); in clk_ll_rtc_slow_set_src()
724 uint32_t clk_sel = REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_ANA_CLK_RTC_SEL); in clk_ll_rtc_slow_get_src()
|
| /hal_espressif-latest/components/soc/esp32c2/include/soc/ |
| D | rtc_cntl_reg.h | 658 #define RTC_CNTL_ANA_CLK_RTC_SEL 0x00000003 macro
|
| /hal_espressif-latest/components/soc/esp32/include/soc/ |
| D | rtc_cntl_reg.h | 879 #define RTC_CNTL_ANA_CLK_RTC_SEL 0x00000003 macro
|
| /hal_espressif-latest/components/soc/esp32c3/include/soc/ |
| D | rtc_cntl_reg.h | 989 #define RTC_CNTL_ANA_CLK_RTC_SEL 0x00000003 macro
|
| /hal_espressif-latest/components/soc/esp32s2/include/soc/ |
| D | rtc_cntl_reg.h | 1215 #define RTC_CNTL_ANA_CLK_RTC_SEL 0x00000003 macro
|
| /hal_espressif-latest/components/soc/esp32s3/include/soc/ |
| D | rtc_cntl_reg.h | 1298 #define RTC_CNTL_ANA_CLK_RTC_SEL 0x00000003 macro
|
