Home
last modified time | relevance | path

Searched refs:DPORT_PMS_PRO_DRAM0_1_REG (Results 1 – 2 of 2) sorted by relevance

/hal_espressif-latest/components/hal/esp32s2/include/hal/
Dmemprot_ll.h625 DPORT_SET_PERI_REG_MASK(DPORT_PMS_PRO_DRAM0_1_REG, write_bit_offset); in memprot_ll_dram0_sram_set_uni_block_perm()
627 DPORT_CLEAR_PERI_REG_MASK(DPORT_PMS_PRO_DRAM0_1_REG, write_bit_offset); in memprot_ll_dram0_sram_set_uni_block_perm()
631 DPORT_SET_PERI_REG_MASK(DPORT_PMS_PRO_DRAM0_1_REG, read_bit_offset); in memprot_ll_dram0_sram_set_uni_block_perm()
633 DPORT_CLEAR_PERI_REG_MASK(DPORT_PMS_PRO_DRAM0_1_REG, read_bit_offset); in memprot_ll_dram0_sram_set_uni_block_perm()
643 *read_bit = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DRAM0_1_REG, DPORT_PMS_PRO_DRAM0_SRAM_0_R); in memprot_ll_dram0_sram_get_uni_block_read_bit()
646 *read_bit = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DRAM0_1_REG, DPORT_PMS_PRO_DRAM0_SRAM_1_R); in memprot_ll_dram0_sram_get_uni_block_read_bit()
649 *read_bit = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DRAM0_1_REG, DPORT_PMS_PRO_DRAM0_SRAM_2_R); in memprot_ll_dram0_sram_get_uni_block_read_bit()
652 *read_bit = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DRAM0_1_REG, DPORT_PMS_PRO_DRAM0_SRAM_3_R); in memprot_ll_dram0_sram_get_uni_block_read_bit()
665 *write_bit = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DRAM0_1_REG, DPORT_PMS_PRO_DRAM0_SRAM_0_W); in memprot_ll_dram0_sram_get_uni_block_write_bit()
668 *write_bit = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DRAM0_1_REG, DPORT_PMS_PRO_DRAM0_SRAM_1_W); in memprot_ll_dram0_sram_get_uni_block_write_bit()
[all …]
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Dsensitive_reg.h260 #define DPORT_PMS_PRO_DRAM0_1_REG (DR_REG_SENSITIVE_BASE + 0x02C) macro