Searched refs:DPORT_PMS_PRO_DPORT_1_REG (Results 1 – 2 of 2) sorted by relevance
| /hal_espressif-latest/components/hal/esp32s2/include/hal/ |
| D | memprot_peri_ll.h | 149 DPORT_WRITE_PERI_REG(DPORT_PMS_PRO_DPORT_1_REG, reg_split_addr | permission_mask); in memprot_ll_peri1_rtcslow_set_prot()
156 *lw = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_L_W); in memprot_ll_peri1_rtcslow_get_split_sgnf_bits()
157 *lr = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_L_R); in memprot_ll_peri1_rtcslow_get_split_sgnf_bits()
158 *hw = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_H_W); in memprot_ll_peri1_rtcslow_get_split_sgnf_bits()
159 *hr = DPORT_REG_GET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_H_R); in memprot_ll_peri1_rtcslow_get_split_sgnf_bits()
164 DPORT_REG_SET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_L_R, lr ? 1 : 0); in memprot_ll_peri1_rtcslow_set_read_perm()
165 DPORT_REG_SET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_H_R, hr ? 1 : 0); in memprot_ll_peri1_rtcslow_set_read_perm()
170 DPORT_REG_SET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_L_W, lw ? 1 : 0); in memprot_ll_peri1_rtcslow_set_write_perm()
171 DPORT_REG_SET_FIELD(DPORT_PMS_PRO_DPORT_1_REG, DPORT_PMS_PRO_DPORT_RTCSLOW_H_W, hw ? 1 : 0); in memprot_ll_peri1_rtcslow_set_write_perm()
176 return DPORT_READ_PERI_REG(DPORT_PMS_PRO_DPORT_1_REG); in memprot_ll_peri1_rtcslow_get_conf_reg()
[all …]
|
| /hal_espressif-latest/components/soc/esp32s2/include/soc/ |
| D | sensitive_reg.h | 408 #define DPORT_PMS_PRO_DPORT_1_REG (DR_REG_SENSITIVE_BASE + 0x040) macro
|
