Home
last modified time | relevance | path

Searched refs:BIT5 (Results 1 – 25 of 25) sorted by relevance

/hal_espressif-latest/components/esp_rom/include/
Desp_rom_spiflash_defs.h25 #define ESP_ROM_SPIFLASH_BP_MASK_ISSI (BIT7 | BIT5 | BIT4 | BIT3 | BIT2)
/hal_espressif-latest/components/esp_common/include/
Desp_bit_defs.h36 #define BIT5 0x00000020 macro
/hal_espressif-latest/components/bt/host/bluedroid/external/sbc/decoder/include/
Doi_stddefs.h191 #define BIT5 0x00000020 /**< preprocessor alias for 32-bit value with bit 5 set, used to specify… macro
/hal_espressif-latest/components/esp_rom/include/esp32/rom/
Drtc.h115 MAC_TRIG = BIT5,
Duart.h52 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
/hal_espressif-latest/components/esp_rom/include/esp32c2/rom/
Drtc.h125 MAC_TRIG = BIT5,
Duart.h53 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
/hal_espressif-latest/components/esp_rom/include/esp32c3/rom/
Duart.h53 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
Drtc.h127 MAC_TRIG = BIT5,
/hal_espressif-latest/components/esp_rom/include/esp32c6/rom/
Duart.h53 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
Drtc.h127 MAC_TRIG = BIT5,
/hal_espressif-latest/components/esp_rom/include/esp32s2/rom/
Drtc.h120 MAC_TRIG = BIT5,
Duart.h53 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
/hal_espressif-latest/components/esp_rom/include/esp32s3/rom/
Duart.h51 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
Drtc.h122 MAC_TRIG = BIT5,
/hal_espressif-latest/components/esp_rom/include/esp32h2/rom/
Duart.h53 #define UART_TRX_FIFO_EMPTY_FLAG BIT5
Drtc.h126 MAC_TRIG = BIT5,
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Dsoc_caps.h126 …ne SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Dsoc_caps.h167 …ne SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dsoc_caps.h191 …EP_SLEEP_WAKE_VALID_GPIO_MASK (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5 | BIT6 | BIT7)
/hal_espressif-latest/components/bt/host/bluedroid/external/sbc/decoder/srce/
Ddecoder-private.c140 frame->blocks = (d1 & (BIT5 | BIT4)) >> 4; in OI_SBC_ReadHeader()
Ddecoder-sbc.c393 blocks = block_values[(blocks & (BIT5 | BIT4)) >> 4]; in OI_CODEC_SBC_FrameCount()
/hal_espressif-latest/components/bootloader_support/bootloader_flash/src/
Dbootloader_flash.c46 #define ESP_BOOTLOADER_SPIFLASH_BP_MASK_ISSI (BIT7 | BIT5 | BIT4 | BIT3 | BIT2)
/hal_espressif-latest/zephyr/port/bootloader/
Dbootloader_flash.c46 #define ESP_BOOTLOADER_SPIFLASH_BP_MASK_ISSI (BIT7 | BIT5 | BIT4 | BIT3 | BIT2)
/hal_espressif-latest/components/esp_wifi/wifi_apps/src/
Dnan_app.c28 #define NDP_REJECTED BIT5