Home
last modified time | relevance | path

Searched refs:sets (Results 1 – 22 of 22) sorted by relevance

/hal_espressif-3.7.0/components/esp_hw_support/
Dsleep_cpu.c95 uint32_t sets; /* i/d-cache total set counts */ in cache_tagmem_retention_setup() local
104 sets = imode.cache_size / imode.cache_ways / imode.cache_line_size; in cache_tagmem_retention_setup()
105 index = (code_seg_vaddr / imode.cache_line_size) % sets; in cache_tagmem_retention_setup()
111 s_cpu_retention.retent.tagmem.icache.size = (sets * waysgrp) & 0xff; in cache_tagmem_retention_setup()
117 …ion.retent.tagmem.icache.vld_size ? s_cpu_retention.retent.tagmem.icache.vld_size : sets * waysgrp; in cache_tagmem_retention_setup()
120 imode.cache_line_size, imode.cache_ways, sets, index, icache_tagmem_blk_gs); in cache_tagmem_retention_setup()
124 sets = dmode.cache_size / dmode.cache_ways / dmode.cache_line_size; in cache_tagmem_retention_setup()
125 index = (data_seg_vaddr / dmode.cache_line_size) % sets; in cache_tagmem_retention_setup()
131 s_cpu_retention.retent.tagmem.dcache.size = (sets * waysgrp) & 0x1ff; in cache_tagmem_retention_setup()
141 …ion.retent.tagmem.dcache.vld_size ? s_cpu_retention.retent.tagmem.dcache.vld_size : sets * waysgrp; in cache_tagmem_retention_setup()
[all …]
/hal_espressif-3.7.0/tools/esptool_py/docs/en/espefuse/
Dread-write-protections-cmd.rst8 - ``espefuse.py read_protect_efuse``. It sets read protection for given eFuse names.
9 - ``espefuse.py write_protect_efuse``. It sets write protection for given eFuse names.
Dset-flash-voltage-cmd.rst12 The ``espefuse.py set_flash_voltage`` command permanently sets the internal flash voltage regulator…
Dburn-efuse-cmd.rst41 By default, ``espefuse.py`` will ask you to type ``BURN`` before it permanently sets eFuses. The ``…
/hal_espressif-3.7.0/components/heap/
Dinternals.md3 …nd [esp_heap_caps_init.h](./include/esp_heap_caps_init.h) can be sorted into two sets of functions.
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32c3/
DKconfig.rtc28 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32c6/
DKconfig.rtc28 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32h2/
DKconfig.rtc28 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32s3/
DKconfig.rtc28 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32c2/
DKconfig.rtc24 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32s2/
DKconfig.rtc42 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/components/log/
DKconfig44 This config option sets the highest log verbosity that it's possible to select
/hal_espressif-3.7.0/components/bootloader/
Dproject_include.cmake25 # For both cases, the user either sets binaries to be signed during build or not
DKconfig.projbuild16 This option sets compiler optimization level (gcc -O argument)
/hal_espressif-3.7.0/components/esp_timer/
DKconfig41 It sets the interrupt level for esp_timer ISR in range 1..3.
/hal_espressif-3.7.0/components/esp_hw_support/port/esp32/
DKconfig.rtc75 frequency. This option sets the number of RTC_SLOW_CLK cycles measured
/hal_espressif-3.7.0/tools/esptool_py/docs/en/esptool/
Dadvanced-options.rst101 …For example, ``--spi-connection 6,17,8,11,16`` sets an identical configuration to the factory efus…
/hal_espressif-3.7.0/components/esp_system/
DKconfig137 … the SRAM memory, using PMP, into data and instruction segments and sets Read/Execute permissions
149 the SRAM memory into data and instruction segments and sets Read/Execute permissions
/hal_espressif-3.7.0/components/bt/porting/ext/tinycrypt/documentation/
Dtinycrypt.rst165 blocks. If you need to encrypt larger data sets, your application would
/hal_espressif-3.7.0/tools/esptool_py/docs/en/advanced-topics/
Dboot-mode-selection.rst342 …When the software bootloader starts it sets the APB clock to 80MHz causing the SPI clock frequency…
Dserial-protocol.rst431 The SPI_SET_PARAMS command sets some parameters of the attached SPI flash chip (sizes, etc).
/hal_espressif-3.7.0/components/bt/porting/nimble/include/nimble/
Dhci_common.h634 struct adv_set sets[0]; member