Home
last modified time | relevance | path

Searched refs:W (Results 1 – 25 of 31) sorted by relevance

12

/hal_espressif-3.7.0/tools/esptool_py/docs/en/espefuse/inc/
Dsummary_ESP32-S2.rst12 …2) 4 bit of ADC calibration = 0 R/W (0x0)
13 … Temperature calibration data = 3.2 R/W (0b000100000)
14 …H (BLOCK2) = 55 R/W (0x37)
15 …H (BLOCK2) = 51 R/W (0x33)
16 …H (BLOCK2) = 52 R/W (0x34)
17 …H (BLOCK2) = 53 R/W (0x35)
18 …H (BLOCK2) = 56 R/W (0x38)
19 …H (BLOCK2) = 55 R/W (0x37)
20 …H (BLOCK2) = 55 R/W (0x37)
21 …H (BLOCK2) = 59 R/W (0x3b)
[all …]
Dsummary_ESP32-C3.rst12 … BLOCK1 K_RTC_LDO = -36 R/W (0b1001001)
13 … BLOCK1 K_DIG_LDO = -64 R/W (0b1010000)
14 …K1) BLOCK1 voltage of rtc dbias20 = -40 R/W (0x8a)
15 …K1) BLOCK1 voltage of digital dbias20 = -76 R/W (0x93)
16 … BLOCK1 digital dbias when hvt = -28 R/W (0b10111)
17 … BLOCK1 pvt threshold when hvt = 2000 R/W (0b0111110100)
18 … Temperature calibration data = -7.2 R/W (0b101001000)
19 … ADC OCode = 78 R/W (0x4e)
20 …2) ADC1 init code at atten0 = 1560 R/W (0b0110000110)
21 …2) ADC1 init code at atten1 = -108 R/W (0b1000011011)
[all …]
Dsummary_ESP32-S3.rst12 … Disable programming of individual eFuses = 0 R/W (0x00000000)
13 … Disable reading from BlOCK4-10 = 0 R/W (0b0000000)
14 … Set this bit to disable Icache = False R/W (0b0)
15 … Set this bit to disable Dcache = False R/W (0b0)
16 … Set this bit to disable CAN function = False R/W (0b0)
17 … Disable app cpu = False R/W (0b0)
18 …CK0) Disable direct boot mode = False R/W (0b0)
19 …OCK0) Set the default UART boot message output mode = Enable R/W (0b00)
20 …K0) Set default power supply for GPIO33-GPIO37; set wh = VDD3P3_CPU R/W (0b0)
23 …00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
[all …]
Dsummary_ESP32.rst12 … True ADC reference voltage = 1121 R/W (0b00011)
15 … Efuse write disable mask = 0 R/W (0x0000)
16 … Disable reading from BlOCK1-3 = 0 R/W (0x0)
17 …CK0): Disables APP CPU = False R/W (0b0)
18 … Disables Bluetooth = False R/W (0b0)
19 … Disables cache = False R/W (0b0)
20 …LOCK0): If set alongside EFUSE_RD_CHIP_CPU_FREQ_RATED; the = False R/W (0b0)
23 … (BLOCK0): If set; the ESP32's maximum CPU frequency has been = True R/W (0b1)
25 …LOCK0): BLOCK3 partially served for ADC calibration data = False R/W (0b0)
26 …): 8MHz clock freq override = 51 R/W (0x33)
[all …]
Dsummary_ESP32-H2.rst12 … Disable programming of individual eFuses = 0 R/W (0x00000000)
13 … Disable reading from BlOCK4-10 = 0 R/W (0b0000000)
14 … Represents whether icache is disabled or enabled. = False R/W (0b0)
16 …K0) Represents whether power glitch function is enable = False R/W (0b0)
18 … Represents whether TWAI function is disabled or en = False R/W (0b0)
20 …CK0) Represents whether direct boot mode is disabled or = False R/W (0b0)
22 …OCK0) Set the default UARTboot message output mode = Enable R/W (0b00)
23 … Set bits to enable hysteresis function of PAD0~5 = 0 R/W (0b000000)
24 … Set bits to enable hysteresis function of PAD6~27 = 0 R/W (0b00000000000000000…
26 …00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
[all …]
Dsummary_ESP32-C6.rst12 … Disable programming of individual eFuses = 0 R/W (0x00000000)
13 … Disable reading from BlOCK4-10 = 0 R/W (0b0000000)
14 …LOCK0) Represents whether pad of uart and sdio is swapped = False R/W (0b0)
16 … Represents whether icache is disabled or enabled. = False R/W (0b0)
18 … Represents whether TWAI function is disabled or en = False R/W (0b0)
20 …CK0) Represents whether direct boot mode is disabled or = False R/W (0b0)
22 …OCK0) Set the default UARTboot message output mode = Enable R/W (0b00)
24 …00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
26 …00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
29 …K0) Represents the flash waiting time after power-up; = 0 R/W (0x0)
[all …]
Dsummary_ESP32-P4.rst12 … Disable programming of individual eFuses = 0 R/W (0x00000000)
13 … Disable reading from BlOCK4-10 = 0 R/W (0b0000000)
14 …K0) Represents whether power glitch function is enable = False R/W (0b0)
16 … Represents whether TWAI function is disabled or en = False R/W (0b0)
18 …(BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000000)
20 …IGH (BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000)
22 …LE (BLOCK0) Set bits to control key manager random number swit = 0 R/W (0b00)
25 …NCE (BLOCK0) Set each bit to control whether corresponding key = 0 R/W (0x0)
28 …CK0) Represents whether direct boot mode is disabled or = False R/W (0b0)
30 …L (BLOCK0) Represents the type of UART printing. 00: force en = 0 R/W (0b00)
[all …]
Dsummary_ESP32-C2.rst12 … Disable programming of individual eFuses = 0 R/W (0x00)
13 … Disable reading from BlOCK3 = 0 R/W (0b00)
14 …OCK0) Set the default UARTboot message output mode = Enable R/W (0b00)
15 …CK0) This bit set means disable direct_boot mode = False R/W (0b0)
18 …LOCK0) Set this bit to force ROM code to send a resume co = False R/W (0b0)
20 …K0) Configures flash waiting time after power-up; in u = 0 R/W (0x0)
26 …N_MAJOR (BLOCK0) Disables check of wafer version major = False R/W (0b0)
27 …MAJOR (BLOCK0) Disables check of blk version major = False R/W (0b0)
28 …NOR (BLOCK2) WAFER_VERSION_MINOR = 0 R/W (0x0)
29 …OR (BLOCK2) WAFER_VERSION_MAJOR = 1 R/W (0b01)
[all …]
/hal_espressif-3.7.0/components/mbedtls/port/sha/parallel_engine/
Desp_sha1.c126 uint32_t temp, W[16], A, B, C, D, E; in mbedtls_sha1_software_process() local
128 GET_UINT32_BE( W[ 0], data, 0 ); in mbedtls_sha1_software_process()
129 GET_UINT32_BE( W[ 1], data, 4 ); in mbedtls_sha1_software_process()
130 GET_UINT32_BE( W[ 2], data, 8 ); in mbedtls_sha1_software_process()
131 GET_UINT32_BE( W[ 3], data, 12 ); in mbedtls_sha1_software_process()
132 GET_UINT32_BE( W[ 4], data, 16 ); in mbedtls_sha1_software_process()
133 GET_UINT32_BE( W[ 5], data, 20 ); in mbedtls_sha1_software_process()
134 GET_UINT32_BE( W[ 6], data, 24 ); in mbedtls_sha1_software_process()
135 GET_UINT32_BE( W[ 7], data, 28 ); in mbedtls_sha1_software_process()
136 GET_UINT32_BE( W[ 8], data, 32 ); in mbedtls_sha1_software_process()
[all …]
Desp_sha256.c171 W[t] = S1(W[t - 2]) + W[t - 7] + \
172 S0(W[t - 15]) + W[t - 16] \
185 uint32_t temp1, temp2, W[64]; in mbedtls_sha256_software_process() local
196 GET_UINT32_BE( W[i], data, 4 * i ); in mbedtls_sha256_software_process()
201 P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i], K[i] ); in mbedtls_sha256_software_process()
208 GET_UINT32_BE( W[i], data, 4 * i ); in mbedtls_sha256_software_process()
212 P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i + 0], K[i + 0] ); in mbedtls_sha256_software_process()
213 P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i + 1], K[i + 1] ); in mbedtls_sha256_software_process()
214 P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i + 2], K[i + 2] ); in mbedtls_sha256_software_process()
215 P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i + 3], K[i + 3] ); in mbedtls_sha256_software_process()
[all …]
Desp_sha512.c213 uint64_t temp1, temp2, W[80]; in mbedtls_sha512_software_process() local
236 GET_UINT64_BE( W[i], data, i << 3 ); in mbedtls_sha512_software_process()
240 W[i] = S1(W[i - 2]) + W[i - 7] + in mbedtls_sha512_software_process()
241 S0(W[i - 15]) + W[i - 16]; in mbedtls_sha512_software_process()
255 P( A, B, C, D, E, F, G, H, W[i], K[i] ); i++; in mbedtls_sha512_software_process()
256 P( H, A, B, C, D, E, F, G, W[i], K[i] ); i++; in mbedtls_sha512_software_process()
257 P( G, H, A, B, C, D, E, F, W[i], K[i] ); i++; in mbedtls_sha512_software_process()
258 P( F, G, H, A, B, C, D, E, W[i], K[i] ); i++; in mbedtls_sha512_software_process()
259 P( E, F, G, H, A, B, C, D, W[i], K[i] ); i++; in mbedtls_sha512_software_process()
260 P( D, E, F, G, H, A, B, C, W[i], K[i] ); i++; in mbedtls_sha512_software_process()
[all …]
/hal_espressif-3.7.0/tools/esptool_py/docs/en/espefuse/
Dburn-efuse-cmd.rst62 SPI_PAD_CONFIG_CLK Override SD_CLK pad (GPIO6/SPICLK) = 0 R/W (0x0)
63 SPI_PAD_CONFIG_Q Override SD_DATA_0 pad (GPIO7/SPIQ) = 0 R/W (0x0)
64 SPI_PAD_CONFIG_D Override SD_DATA_1 pad (GPIO8/SPID) = 0 R/W (0x0)
65 SPI_PAD_CONFIG_HD Override SD_DATA_2 pad (GPIO9/SPIHD) = 0 R/W (0x0)
66 SPI_PAD_CONFIG_CS0 Override SD_CMD pad (GPIO11/SPICS0) = 0 R/W (0x0)
73 …FIG_CLK (BLOCK1) SPI CLK pad = 0 R/W (0b000000)
74 …FIG_Q (BLOCK1) SPI Q (D1) pad = 0 R/W (0b000000)
75 …FIG_D (BLOCK1) SPI D (D0) pad = 0 R/W (0b000000)
76 …FIG_CS (BLOCK1) SPI CS pad = 0 R/W (0b000000)
77 …FIG_HD (BLOCK1) SPI HD (D3) pad = 0 R/W (0b000000)
[all …]
Dburn-custom-mac-cmd.rst49 … Version of the MAC field = Custom MAC in BLOCK3 R/W (0x01)
51 = 48:63:92:15:72:16 (CRC 0x75 OK) R/W
52 …CK3): CRC of custom MAC = 117 R/W (0x75)
55 …75 48 63 92 15 72 16 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 R/W
90 …OCK0) Enable CUSTOM_MAC programming = True R/W (0b1)
92 = 48:63:92:15:72:16 (OK) R/W
120 = 48:63:92:15:72:16 (OK) R/W
Dsummary-cmd.rst29 The ``R/W`` output indicates a protection status of a specific eFuse field/block:
31 - ``-/W`` indicates that read protection is set. Value of such eFuse field will always show all-zer…
36 …?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? -/W
135 … Secure boot V1 is enabled for bootloader image = False R/W (0b0)
137 …00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
Dread-write-protections-cmd.rst26 The ``R/W`` output indicates a protection status of a specific eFuse field/block:
28 - ``-/W`` indicates that read protection is set. Value of such eFuse field will always show all-zer…
33 …?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? -/W
Dburn-block-data-cmd.rst56 …00 00 00 00 00 00 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 00 00 00 00 00 00 00 00 00 00 R/W
Dcheck-error-cmd.rst18 …0)[FAIL:1] Selects RTC WDT timeout threshold at startup = False R/W (0b0)
/hal_espressif-3.7.0/components/wpa_supplicant/src/crypto/
Dsha512-internal.c113 u64 *W; in sha512_compress() local
116 W = os_malloc(80 * sizeof(u64)); in sha512_compress()
117 if (!W) in sha512_compress()
127 W[i] = WPA_GET_BE64(buf + (8 * i)); in sha512_compress()
131 W[i] = Gamma1(W[i - 2]) + W[i - 7] + Gamma0(W[i - 15]) + in sha512_compress()
132 W[i - 16]; in sha512_compress()
137 t0 = S[7] + Sigma1(S[4]) + Ch(S[4], S[5], S[6]) + K[i] + W[i]; in sha512_compress()
154 os_free(W); in sha512_compress()
Dsha256-internal.c86 u32 S[8], W[64], t0, t1; in sha256_compress() local
97 W[i] = WPA_GET_BE32(buf + (4 * i)); in sha256_compress()
101 W[i] = Gamma1(W[i - 2]) + W[i - 7] + Gamma0(W[i - 15]) + in sha256_compress()
102 W[i - 16]; in sha256_compress()
107 t0 = h + Sigma1(e) + Ch(e, f, g) + K[i] + W[i]; \ in sha256_compress()
/hal_espressif-3.7.0/components/log/include/
Desp_log.h300 #define ESP_EARLY_LOGW( tag, format, ... ) ESP_LOG_EARLY_IMPL(tag, format, ESP_LOG_WARN, W __VA_…
310 #define ESP_EARLY_LOGW( tag, format, ... ) ESP_LOG_EARLY_IMPL(tag, format, ESP_LOG_WARN, W, ##__…
393 …else if (level==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, tag, LOG_FORMAT(W, format)…
401 …WARN ) { esp_log_write(ESP_LOG_WARN, tag, LOG_SYSTEM_TIME_FORMAT(W, format), esp_log_sy…
411 …else if (level==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, tag, LOG_FORMAT(W, format)…
419 …WARN ) { esp_log_write(ESP_LOG_WARN, tag, LOG_SYSTEM_TIME_FORMAT(W, format), esp_log_sy…
455 #define ESP_DRAM_LOGW( tag, format, ... ) ESP_DRAM_LOG_IMPL(tag, format, ESP_LOG_WARN, W __VA_OP…
465 #define ESP_DRAM_LOGW( tag, format, ... ) ESP_DRAM_LOG_IMPL(tag, format, ESP_LOG_WARN, W, ##__VA…
/hal_espressif-3.7.0/components/esp_hw_support/include/
Desp_wake_stub.h24 #define ESP_RTC_LOGW( format, ... ) ESP_RTC_LOG(ESP_LOG_WARN, RTC_LOG_FORMAT(W, format), ##__VA_AR…
/hal_espressif-3.7.0/components/spi_flash/sim/stubs/log/include/
Desp_log.h53 …_LEVEL >= ESP_LOG_WARN) { esp_log_write(ESP_LOG_WARN, tag, LOG_FORMAT(W, format), esp_log_ti…
/hal_espressif-3.7.0/components/wpa_supplicant/src/tls/
Dlibtommath.h2459 mp_digit W[MP_WARRAY]; in fast_s_mp_mul_digs() local
2499 W[ix] = ((mp_digit)_W) & MP_MASK; in fast_s_mp_mul_digs()
2514 *tmpc++ = W[ix]; in fast_s_mp_mul_digs()
2736 mp_word W[MP_WARRAY]; in fast_mp_montgomery_reduce() local
2756 _W = W; in fast_mp_montgomery_reduce()
2783 mu = (mp_digit) (((W[ix] & MP_MASK) * rho) & MP_MASK); in fast_mp_montgomery_reduce()
2808 _W = W + ix; in fast_mp_montgomery_reduce()
2817 W[ix + 1] += W[ix] >> ((mp_word) DIGIT_BIT); in fast_mp_montgomery_reduce()
2831 _W1 = W + ix; in fast_mp_montgomery_reduce()
2834 _W = W + ++ix; in fast_mp_montgomery_reduce()
[all …]
/hal_espressif-3.7.0/components/bt/host/bluedroid/stack/smp/
Dp_256_multprecision.c257 DWORD W; in multiprecision_mult() local
261 U = V = W = 0; in multiprecision_mult()
270 W = result >> 32; in multiprecision_mult()
274 U += W; in multiprecision_mult()
/hal_espressif-3.7.0/components/bt/esp_ble_mesh/mesh_common/include/
Dmesh_trace.h65 #define BLE_MESH_PRINT_W(tag, format, ...) {esp_log_write(ESP_LOG_WARN, tag, LOG_FORMAT(W, form…

12