Home
last modified time | relevance | path

Searched refs:rtc_dbias_slp (Results 1 – 16 of 16) sorted by relevance

/hal_espressif-3.6.0/components/esp_hw_support/port/esp32s3/
Drtc_pm.c49 cfg.rtc_dbias_slp = 0; in pm_set_sleep_mode()
Drtc_sleep.c78 .rtc_dbias_slp = RTC_CNTL_DBIAS_1V10 in rtc_sleep_get_default_config()
222 REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG_SLEEP, cfg.rtc_dbias_slp); in rtc_sleep_init()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32h2/
Drtc_pm.c51 cfg.rtc_dbias_slp = 0; in pm_set_sleep_mode()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32s2/
Drtc_pm.c51 cfg.rtc_dbias_slp = 0; in pm_set_sleep_mode()
Drtc_sleep.c126 REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_DBIAS_SLP, cfg.rtc_dbias_slp); in rtc_sleep_init()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32c3/
Drtc_pm.c51 cfg.rtc_dbias_slp = 0; in pm_set_sleep_mode()
Drtc_sleep.c128 REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG_SLEEP, cfg.rtc_dbias_slp); in rtc_sleep_init()
/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Drtc.h503 uint32_t rtc_dbias_slp : 3; //!< set bias for RTC domain, in sleep mode member
535 .rtc_dbias_slp = is_dslp(sleep_flags) ? RTC_CNTL_DBIAS_0V90 \
Drtc_cntl_struct.h341 uint32_t rtc_dbias_slp: 3; /*RTC_DBIAS during sleep*/ member
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32/
Drtc_pm.c49 cfg.rtc_dbias_slp = 0; in pm_set_sleep_mode()
Drtc_sleep.c200 REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_DBIAS_SLP, cfg.rtc_dbias_slp); in rtc_sleep_init()
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Drtc.h647 uint32_t rtc_dbias_slp : 5; //!< set bias for RTC domain, in sleep mode member
681 .rtc_dbias_slp = is_dslp(sleep_flags) ? RTC_CNTL_DBIAS_SLP \
/hal_espressif-3.6.0/components/soc/esp32s2/include/soc/
Drtc.h672 uint32_t rtc_dbias_slp : 3; //!< set bias for RTC domain, in sleep mode member
704 .rtc_dbias_slp = is_dslp(sleep_flags) ? RTC_CNTL_DBIAS_1V00 \
Drtc_cntl_struct.h427 uint32_t rtc_dbias_slp: 3; /*RTC_DBIAS during sleep*/ member
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Drtc.h663 uint32_t rtc_dbias_slp : 5; //!< set bias for RTC domain, in sleep mode member
697 .rtc_dbias_slp = is_dslp(sleep_flags) ? RTC_CNTL_DBIAS_SLP \
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Drtc.h684 uint32_t rtc_dbias_slp : 5; //!< set bias for RTC domain, in sleep mode member