Home
last modified time | relevance | path

Searched refs:brp (Results 1 – 15 of 15) sorted by relevance

/hal_espressif-3.6.0/components/hal/include/hal/
Dtwai_types.h64 #define TWAI_TIMING_CONFIG_1KBITS() {.brp = 4000, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_…
65 #define TWAI_TIMING_CONFIG_5KBITS() {.brp = 800, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_s…
66 #define TWAI_TIMING_CONFIG_10KBITS() {.brp = 400, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_s…
69 #define TWAI_TIMING_CONFIG_12_5KBITS() {.brp = 256, .tseg_1 = 16, .tseg_2 = 8, .sjw = 3, .triple_s…
70 #define TWAI_TIMING_CONFIG_16KBITS() {.brp = 200, .tseg_1 = 16, .tseg_2 = 8, .sjw = 3, .triple_s…
71 #define TWAI_TIMING_CONFIG_20KBITS() {.brp = 200, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_s…
73 #define TWAI_TIMING_CONFIG_25KBITS() {.brp = 128, .tseg_1 = 16, .tseg_2 = 8, .sjw = 3, .triple_s…
74 #define TWAI_TIMING_CONFIG_50KBITS() {.brp = 80, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_sa…
75 #define TWAI_TIMING_CONFIG_100KBITS() {.brp = 40, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_sa…
76 #define TWAI_TIMING_CONFIG_125KBITS() {.brp = 32, .tseg_1 = 15, .tseg_2 = 4, .sjw = 3, .triple_sa…
[all …]
/hal_espressif-3.6.0/components/hal/esp32/include/hal/
Dtwai_ll.h424 static inline void twai_ll_set_bus_timing(twai_dev_t *hw, uint32_t brp, uint32_t sjw, uint32_t tseg… in twai_ll_set_bus_timing() argument
427 if (brp > SOC_TWAI_BRP_DIV_THRESH) { in twai_ll_set_bus_timing()
430 brp /= 2; in twai_ll_set_bus_timing()
435 hw->bus_timing_0_reg.brp = (brp / 2) - 1; in twai_ll_set_bus_timing()
Dcan_ll.h147 static inline void can_ll_set_bus_timing(can_dev_t *hw, uint32_t brp, uint32_t sjw, uint32_t tseg1,… in can_ll_set_bus_timing() argument
149 twai_ll_set_bus_timing(hw, brp, sjw, tseg1, tseg2, triple_sampling); in can_ll_set_bus_timing()
/hal_espressif-3.6.0/components/hal/esp32h2/include/hal/
Dtwai_ll.h354 static inline void twai_ll_set_bus_timing(twai_dev_t *hw, uint32_t brp, uint32_t sjw, uint32_t tseg… in twai_ll_set_bus_timing() argument
356 hw->bus_timing_0_reg.brp = (brp / 2) - 1; in twai_ll_set_bus_timing()
/hal_espressif-3.6.0/components/hal/esp32s2/include/hal/
Dtwai_ll.h354 static inline void twai_ll_set_bus_timing(twai_dev_t *hw, uint32_t brp, uint32_t sjw, uint32_t tseg… in twai_ll_set_bus_timing() argument
356 hw->bus_timing_0_reg.brp = (brp / 2) - 1; in twai_ll_set_bus_timing()
/hal_espressif-3.6.0/components/hal/esp32s3/include/hal/
Dtwai_ll.h354 static inline void twai_ll_set_bus_timing(twai_dev_t *hw, uint32_t brp, uint32_t sjw, uint32_t tseg… in twai_ll_set_bus_timing() argument
356 hw->bus_timing_0_reg.brp = (brp / 2) - 1; in twai_ll_set_bus_timing()
/hal_espressif-3.6.0/components/hal/esp32c3/include/hal/
Dtwai_ll.h354 static inline void twai_ll_set_bus_timing(twai_dev_t *hw, uint32_t brp, uint32_t sjw, uint32_t tseg… in twai_ll_set_bus_timing() argument
356 hw->bus_timing_0_reg.brp = (brp / 2) - 1; in twai_ll_set_bus_timing()
/hal_espressif-3.6.0/components/hal/
Dtwai_hal.c61 …twai_ll_set_bus_timing(hal_ctx->dev, t_config->brp, t_config->sjw, t_config->tseg_1, t_config->tse… in twai_hal_configure()
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Dtwai_struct.h99 uint32_t brp: 13; /* BTR0[12:0] Baud Rate Prescaler */ member
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Dtwai_struct.h100 uint32_t brp: 13; /* BTR0[12:0] Baud Rate Prescaler */ member
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Dtwai_struct.h99 uint32_t brp: 13; /* BTR0[12:0] Baud Rate Prescaler */ member
/hal_espressif-3.6.0/components/soc/esp32s2/include/soc/
Dtwai_struct.h99 uint32_t brp: 14; /* BTR0[13:0] Baud Rate Prescaler */ member
/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Dtwai_struct.h98 uint32_t brp: 6; /* BTR0[5:0] Baud Rate Prescaler */ member
/hal_espressif-3.6.0/components/driver/
Dtwai.c407 …TWAI_CHECK(t_config->brp >= SOC_TWAI_BRP_MIN && t_config->brp <= SOC_TWAI_BRP_MAX, ESP_ERR_INVALID… in twai_driver_install()
/hal_espressif-3.6.0/docs/en/api-reference/peripherals/
Dtwai.rst172 …troller's source clock (80 MHz APB clock). On the {IDF_TARGET_NAME}, the ``brp`` can be **any even…
176 …If the ESP32 is a revision 2 or later chip, the ``brp`` will **also support any multiple of 4 from…
187 …Multiple combinations of ``brp``, ``tseg_1``, ``tseg_2``, and ``sjw`` can achieve the same bit rat…