Home
last modified time | relevance | path

Searched refs:SYSTEM_PERIP_CLK_EN0_REG (Results 1 – 11 of 11) sorted by relevance

/hal_espressif-3.6.0/components/bootloader_support/src/
Dbootloader_random_esp32s3.c28 SET_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, SYSTEM_APB_SARADC_CLK_EN); in bootloader_random_enable()
29 CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, SYSTEM_APB_SARADC_CLK_EN); in bootloader_random_enable()
96 CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, SYSTEM_APB_SARADC_CLK_EN); in bootloader_random_disable()
Dbootloader_random_esp32c3.c28 SET_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, SYSTEM_APB_SARADC_CLK_EN_M); in bootloader_random_enable()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32h2/
Dclk.c211 common_perip_clk = ~READ_PERI_REG(SYSTEM_PERIP_CLK_EN0_REG); in esp_perip_clk_init()
270 CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, common_perip_clk); in esp_perip_clk_init()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32c3/
Dclk.c219 common_perip_clk = ~READ_PERI_REG(SYSTEM_PERIP_CLK_EN0_REG); in esp_perip_clk_init()
283 CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, common_perip_clk); in esp_perip_clk_init()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32s3/
Dclk.c236 common_perip_clk = ~READ_PERI_REG(SYSTEM_PERIP_CLK_EN0_REG); in esp_perip_clk_init()
306 CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, common_perip_clk); in esp_perip_clk_init()
/hal_espressif-3.6.0/components/hal/esp32h2/include/hal/
Dclk_gate_ll.h156 return SYSTEM_PERIP_CLK_EN0_REG; in periph_ll_get_clk_en_reg()
/hal_espressif-3.6.0/components/hal/esp32c3/include/hal/
Dclk_gate_ll.h176 return SYSTEM_PERIP_CLK_EN0_REG; in periph_ll_get_clk_en_reg()
/hal_espressif-3.6.0/components/hal/esp32s3/include/hal/
Dclk_gate_ll.h218 return SYSTEM_PERIP_CLK_EN0_REG; in periph_ll_get_clk_en_reg()
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Dsystem_reg.h84 #define SYSTEM_PERIP_CLK_EN0_REG (DR_REG_SYSTEM_BASE + 0x010) macro
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Dclkrst_reg.h439 #define SYSTEM_PERIP_CLK_EN0_REG (DR_REG_CLKRST_BASE + 0x0020) macro
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Dsystem_reg.h113 #define SYSTEM_PERIP_CLK_EN0_REG (DR_REG_SYSTEM_BASE + 0x18) macro