Home
last modified time | relevance | path

Searched refs:SYSCON_SYSCLK_CONF_REG (Results 1 – 5 of 5) sorted by relevance

/hal_espressif-3.6.0/components/esp_hw_support/port/esp32/
Drtc_clk.c458 REG_SET_FIELD(SYSCON_SYSCLK_CONF_REG, SYSCON_PRE_DIV_CNT, div - 1); in rtc_clk_cpu_freq_to_xtal()
476 REG_SET_FIELD(SYSCON_SYSCLK_CONF_REG, SYSCON_PRE_DIV_CNT, 0); in rtc_clk_cpu_freq_to_8m()
679 div = REG_GET_FIELD(SYSCON_SYSCLK_CONF_REG, SYSCON_PRE_DIV_CNT) + 1; in rtc_clk_cpu_freq_get_config()
/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Dsyscon_reg.h18 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x0) macro
/hal_espressif-3.6.0/components/soc/esp32s2/include/soc/
Dsyscon_reg.h22 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x000) macro
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Dsyscon_reg.h22 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x000) macro
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Dsyscon_reg.h23 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x0) macro