Searched refs:SENS_FORCE_XPD_SAR (Results 1 – 9 of 9) sorted by relevance
| /hal_espressif-3.6.0/components/bootloader_support/src/ |
| D | bootloader_random_esp32s2.c | 67 REG_SET_FIELD(SENS_SAR_POWER_XPD_SAR_REG, SENS_FORCE_XPD_SAR, 3); in bootloader_random_enable()
91 SET_PERI_REG_BITS(SENS_SAR_POWER_XPD_SAR_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S); in bootloader_random_disable()
|
| D | bootloader_random_esp32s3.c | 45 REG_SET_FIELD(SENS_SAR_POWER_XPD_SAR_REG, SENS_FORCE_XPD_SAR, 3); in bootloader_random_enable()
89 REG_SET_FIELD(SENS_SAR_POWER_XPD_SAR_REG, SENS_FORCE_XPD_SAR, 0); in bootloader_random_disable()
|
| D | bootloader_random_esp32.c | 57 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S); in bootloader_random_enable()
105 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S); in bootloader_random_disable()
|
| /hal_espressif-3.6.0/components/esp_hw_support/test/ |
| D | test_tsens.c | 18 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S);
|
| /hal_espressif-3.6.0/components/ulp/test/esp32/ |
| D | test_ulp.c | 344 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S);
403 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 0, SENS_FORCE_XPD_SAR_S);
|
| /hal_espressif-3.6.0/examples/system/deep_sleep/main/ |
| D | deep_sleep_example_main.c | 341 SET_PERI_REG_BITS(SENS_SAR_MEAS_WAIT2_REG, SENS_FORCE_XPD_SAR, 3, SENS_FORCE_XPD_SAR_S); in start_ulp_temperature_monitoring()
|
| /hal_espressif-3.6.0/components/soc/esp32/include/soc/ |
| D | sens_reg.h | 95 #define SENS_FORCE_XPD_SAR 0x00000003 macro
|
| /hal_espressif-3.6.0/components/soc/esp32s2/include/soc/ |
| D | sens_reg.h | 430 #define SENS_FORCE_XPD_SAR 0x00000003 macro
|
| /hal_espressif-3.6.0/components/soc/esp32s3/include/soc/ |
| D | sens_reg.h | 416 #define SENS_FORCE_XPD_SAR 0x00000003 macro
|
