Home
last modified time | relevance | path

Searched refs:RTC_CNTL_SOC_CLK_SEL_PLL (Results 1 – 4 of 4) sorted by relevance

/hal_espressif-3.6.0/components/soc/src/esp32/
Drtc_clk.c242 REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_SOC_CLK_SEL) != RTC_CNTL_SOC_CLK_SEL_PLL) { in rtc_clk_apll_enable()
497 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_SOC_CLK_SEL, RTC_CNTL_SOC_CLK_SEL_PLL); in rtc_clk_cpu_freq_to_pll_mhz()
617 if (soc_clk_sel == RTC_CNTL_SOC_CLK_SEL_PLL) { in rtc_clk_cpu_freq_set_config()
649 case RTC_CNTL_SOC_CLK_SEL_PLL: { in rtc_clk_cpu_freq_get_config()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32/
Drtc_clk.c277 REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_SOC_CLK_SEL) != RTC_CNTL_SOC_CLK_SEL_PLL) { in rtc_clk_apll_enable()
532 REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_SOC_CLK_SEL, RTC_CNTL_SOC_CLK_SEL_PLL); in rtc_clk_cpu_freq_to_pll_mhz()
652 if (soc_clk_sel == RTC_CNTL_SOC_CLK_SEL_PLL) { in rtc_clk_cpu_freq_set_config()
684 case RTC_CNTL_SOC_CLK_SEL_PLL: { in rtc_clk_cpu_freq_get_config()
Drtc_clk_init.c49 if (REG_GET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_SOC_CLK_SEL) == RTC_CNTL_SOC_CLK_SEL_PLL) { in rtc_clk_init()
/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Drtc_cntl_reg.h906 #define RTC_CNTL_SOC_CLK_SEL_PLL 1 macro