Searched refs:RTC_CNTL_FIB_SEL_REG (Results 1 – 7 of 7) sorted by relevance
/hal_espressif-3.6.0/components/bootloader_support/src/esp32c3/ |
D | bootloader_soc.c | 12 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_SUPER_WDT_RST); in bootloader_ana_super_wdt_reset_config() 23 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_BOR_RST); in bootloader_ana_bod_reset_config() 34 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_GLITCH_RST); in bootloader_ana_clock_glitch_reset_config()
|
/hal_espressif-3.6.0/components/bootloader_support/src/esp32h2/ |
D | bootloader_soc.c | 12 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_SUPER_WDT_RST); in bootloader_ana_super_wdt_reset_config() 23 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_BOR_RST); in bootloader_ana_bod_reset_config() 34 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_GLITCH_RST); in bootloader_ana_clock_glitch_reset_config()
|
/hal_espressif-3.6.0/components/bootloader_support/src/esp32s3/ |
D | bootloader_soc.c | 12 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_SUPER_WDT_RST); in bootloader_ana_super_wdt_reset_config() 23 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_BOD_RST); in bootloader_ana_bod_reset_config() 34 REG_CLR_BIT(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_GLITCH_RST); in bootloader_ana_clock_glitch_reset_config()
|
/hal_espressif-3.6.0/zephyr/esp32c3/src/boot/ |
D | bootloader_init.c | 165 REG_SET_FIELD(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_SEL, RTC_CNTL_FIB_SUPER_WDT_RST); in bootloader_glitch_reset_disable() 167 …REG_SET_FIELD(RTC_CNTL_FIB_SEL_REG, RTC_CNTL_FIB_SEL, RTC_CNTL_FIB_SUPER_WDT_RST | RTC_CNTL_FIB_BO… in bootloader_glitch_reset_disable()
|
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/ |
D | rtc_cntl_reg.h | 2357 #define RTC_CNTL_FIB_SEL_REG (DR_REG_RTCCNTL_BASE + 0x010C) macro
|
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/ |
D | rtc_cntl_reg.h | 2731 #define RTC_CNTL_FIB_SEL_REG (DR_REG_RTCCNTL_BASE + 0x0138) macro
|
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/ |
D | rtc_cntl_reg.h | 3571 #define RTC_CNTL_FIB_SEL_REG (DR_REG_RTCCNTL_BASE + 0x148) macro
|