Home
last modified time | relevance | path

Searched refs:RSA_CLEAR_INTERRUPT_REG (Results 1 – 9 of 9) sorted by relevance

/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Dhwcrypto_reg.h33 #define RSA_CLEAR_INTERRUPT_REG (DR_REG_RSA_BASE + 0x814) macro
40 #define RSA_INTERRUPT_REG (RSA_CLEAR_INTERRUPT_REG)
/hal_espressif-3.6.0/components/mbedtls/port/esp32s3/
Dbignum.c105 DPORT_REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in start_op()
121 DPORT_REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in wait_op_complete()
/hal_espressif-3.6.0/components/mbedtls/port/esp32c3/
Dbignum.c112 REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in start_op()
128 REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in wait_op_complete()
/hal_espressif-3.6.0/components/mbedtls/port/esp32h2/
Dbignum.c112 REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in start_op()
128 REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in wait_op_complete()
/hal_espressif-3.6.0/components/mbedtls/port/esp32s2/
Dbignum.c107 DPORT_REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in start_op()
123 DPORT_REG_WRITE(RSA_CLEAR_INTERRUPT_REG, 1); in wait_op_complete()
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Dhwcrypto_reg.h36 #define RSA_CLEAR_INTERRUPT_REG (DR_REG_RSA_BASE + 0x81C) macro
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Dhwcrypto_reg.h44 #define RSA_CLEAR_INTERRUPT_REG (DR_REG_RSA_BASE + 0x81C) macro
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Dhwcrypto_reg.h44 #define RSA_CLEAR_INTERRUPT_REG (DR_REG_RSA_BASE + 0x81C) macro
/hal_espressif-3.6.0/components/soc/esp32s2/include/soc/
Dhwcrypto_reg.h44 #define RSA_CLEAR_INTERRUPT_REG (DR_REG_RSA_BASE + 0x81C) macro