Home
last modified time | relevance | path

Searched refs:dig_dbias_wak (Results 1 – 15 of 15) sorted by relevance

/hal_espressif-3.4.0/components/esp_hw_support/port/esp32h2/
Drtc_pm.c48 cfg.dig_dbias_wak = 4; in pm_set_sleep_mode()
/hal_espressif-3.4.0/components/soc/esp32/include/soc/
Drtc.h500 uint32_t dig_dbias_wak : 3; //!< set bias for digital domain, in active mode member
530 .dig_dbias_wak = RTC_CNTL_DBIAS_1V10, \
Drtc_cntl_struct.h339 uint32_t dig_dbias_wak: 3; /*DIG_REG_DBIAS during wakeup*/ member
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32c3/
Drtc_pm.c48 cfg.dig_dbias_wak = 4; in pm_set_sleep_mode()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32s2/
Drtc_pm.c48 cfg.dig_dbias_wak = 4; in pm_set_sleep_mode()
Drtc_sleep.c128 REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_DIG_DBIAS_WAK, cfg.dig_dbias_wak); in rtc_sleep_init()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32s3/
Drtc_pm.c48 cfg.dig_dbias_wak = 4; in pm_set_sleep_mode()
Drtc_sleep.c139 REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, cfg.dig_dbias_wak); in rtc_sleep_init()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32/
Drtc_pm.c46 cfg.dig_dbias_wak = 4; in pm_set_sleep_mode()
Drtc_sleep.c202 REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_DIG_DBIAS_WAK, cfg.dig_dbias_wak); in rtc_sleep_init()
/hal_espressif-3.4.0/components/soc/esp32s2/include/soc/
Drtc.h669 uint32_t dig_dbias_wak : 3; //!< set bias for digital domain, in active mode member
698 .dig_dbias_wak = RTC_CNTL_DIG_DBIAS_1V10, \
Drtc_cntl_struct.h425 uint32_t dig_dbias_wak: 3; /*DIG_REG_DBIAS during wakeup*/ member
/hal_espressif-3.4.0/components/soc/esp32c3/include/soc/
Drtc.h644 uint32_t dig_dbias_wak : 5; //!< set bias for digital domain, in active mode member
676 .dig_dbias_wak = RTC_CNTL_DBIAS_1V10, \
/hal_espressif-3.4.0/components/soc/esp32s3/include/soc/
Drtc.h651 uint32_t dig_dbias_wak : 5; //!< set bias for digital domain, in active mode member
683 .dig_dbias_wak = RTC_CNTL_DBIAS_1V10, \
/hal_espressif-3.4.0/components/soc/esp32h2/include/soc/
Drtc.h660 uint32_t dig_dbias_wak : 5; //!< set bias for digital domain, in active mode member
692 .dig_dbias_wak = RTC_CNTL_DBIAS_1V10, \