Home
last modified time | relevance | path

Searched refs:SOC_IRAM_HIGH (Results 1 – 16 of 16) sorted by relevance

/hal_espressif-3.4.0/components/esp_hw_support/port/esp32c3/
Dcpu_util_esp32c3.c75 PMP_ENTRY_SET(8, SOC_IRAM_HIGH, RWX); in esp_cpu_configure_region_protection()
76 _Static_assert(SOC_IRAM_LOW < SOC_IRAM_HIGH, "Invalid IRAM region"); in esp_cpu_configure_region_protection()
82 _Static_assert(SOC_IRAM_HIGH < SOC_IROM_LOW, "Invalid PMP entry order"); in esp_cpu_configure_region_protection()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32h2/
Dcpu_util_esp32h2.c75 PMP_ENTRY_SET(8, SOC_IRAM_HIGH, RWX); in esp_cpu_configure_region_protection()
76 _Static_assert(SOC_IRAM_LOW < SOC_IRAM_HIGH, "Invalid IRAM region"); in esp_cpu_configure_region_protection()
82 _Static_assert(SOC_IRAM_HIGH < SOC_IROM_LOW, "Invalid PMP entry order"); in esp_cpu_configure_region_protection()
/hal_espressif-3.4.0/components/soc/include/soc/
Dsoc_memory_types.h52 || (ip >= SOC_IRAM_LOW && ip < SOC_IRAM_HIGH) in esp_ptr_executable()
105 return ((intptr_t)p >= SOC_CACHE_APP_LOW && (intptr_t)p < SOC_IRAM_HIGH); in esp_ptr_in_iram()
107 return ((intptr_t)p >= SOC_IRAM_LOW && (intptr_t)p < SOC_IRAM_HIGH); in esp_ptr_in_iram()
/hal_espressif-3.4.0/components/espcoredump/corefile/soc_headers/
Desp32c3.py2 SOC_IRAM_HIGH = 0x403e0000 variable
Desp32s2.py2 SOC_IRAM_HIGH = 0x40070000 variable
Desp32s3.py4 SOC_IRAM_HIGH = 0x403E0000 variable
Desp32.py4 SOC_IRAM_HIGH = 0x400a0000 variable
/hal_espressif-3.4.0/components/soc/esp32c3/include/soc/
Dsoc.h230 #define SOC_IRAM_HIGH 0x403E0000 macro
263 #define SOC_MAX_CONTIGUOUS_RAM_SIZE (SOC_IRAM_HIGH - SOC_IRAM_LOW) ///< Largest span of contiguous …
/hal_espressif-3.4.0/components/soc/esp32h2/include/soc/
Dsoc.h253 #define SOC_IRAM_HIGH 0x403E0000 macro
286 #define SOC_MAX_CONTIGUOUS_RAM_SIZE (SOC_IRAM_HIGH - SOC_IRAM_LOW) ///< Largest span of contiguous …
/hal_espressif-3.4.0/components/esp_gdbstub/esp32c3/
Dgdbstub_esp32c3.c31 {SOC_IRAM_LOW, SOC_IRAM_HIGH},
/hal_espressif-3.4.0/components/esp_gdbstub/esp32h2/
Dgdbstub_esp32h2.c30 {SOC_IRAM_LOW, SOC_IRAM_HIGH},
/hal_espressif-3.4.0/components/espcoredump/corefile/
D__init__.py94 return self.SOC_IRAM_LOW <= addr < self.SOC_IRAM_HIGH # type: ignore
/hal_espressif-3.4.0/components/freertos/port/xtensa/
Dxtensa_loadstore_handler.S98 movi a4, SOC_IRAM_HIGH // End of IRAM address range
292 movi a4, SOC_IRAM_HIGH // End of IRAM address range
/hal_espressif-3.4.0/components/soc/esp32s3/include/soc/
Dsoc.h255 #define SOC_IRAM_HIGH 0x403E0000 macro
/hal_espressif-3.4.0/components/soc/esp32s2/include/soc/
Dsoc.h271 #define SOC_IRAM_HIGH 0x40070000 macro
/hal_espressif-3.4.0/components/soc/esp32/include/soc/
Dsoc.h246 #define SOC_IRAM_HIGH 0x400A0000 macro