Home
last modified time | relevance | path

Searched refs:TC7 (Results 1 – 25 of 34) sorted by relevance

12

/hal_atmel-latest/asf/sam0/include/samd20/
Dsamd20j15.h387 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
475 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j14.h387 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
475 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j16.h387 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
475 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j17.h387 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
475 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j18.h387 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
475 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
/hal_atmel-latest/asf/sam0/include/samr21/
Dsamr21g16a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamr21e16a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamr21e17a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamr21e18a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamr21e19a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamr21g17a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamr21g18a.h411 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
516 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
518 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
/hal_atmel-latest/asf/sam0/include/samd21/
Dsamd21g17au.h413 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
518 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21g18au.h413 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
518 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j15a.h413 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
518 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j16a.h413 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
518 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j17a.h413 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
518 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j18a.h413 #define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ macro
518 #define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
/hal_atmel-latest/asf/sam0/include/samc20n/
Dsamc20n17a.h459 #define TC7 (0x43001000) /**< \brief (TC7) APB Base Address */ macro
591 #define TC7 ((Tc *)0x43001000UL) /**< \brief (TC7) APB Base Address */ macro
593 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamc20n18a.h459 #define TC7 (0x43001000) /**< \brief (TC7) APB Base Address */ macro
591 #define TC7 ((Tc *)0x43001000UL) /**< \brief (TC7) APB Base Address */ macro
593 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
/hal_atmel-latest/asf/sam0/include/samc21n/
Dsamc21n17a.h492 #define TC7 (0x43001000) /**< \brief (TC7) APB Base Address */ macro
639 #define TC7 ((Tc *)0x43001000UL) /**< \brief (TC7) APB Base Address */ macro
641 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamc21n18a.h492 #define TC7 (0x43001000) /**< \brief (TC7) APB Base Address */ macro
639 #define TC7 ((Tc *)0x43001000UL) /**< \brief (TC7) APB Base Address */ macro
641 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
/hal_atmel-latest/asf/sam0/include/samd51/
Dsamd51n20a.h816 #define TC7 (0x43001800) /**< \brief (TC7) APB Base Address */ macro
976 #define TC7 ((Tc *)0x43001800UL) /**< \brief (TC7) APB Base Address */ macro
978 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd51p19a.h816 #define TC7 (0x43001800) /**< \brief (TC7) APB Base Address */ macro
976 #define TC7 ((Tc *)0x43001800UL) /**< \brief (TC7) APB Base Address */ macro
978 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd51p20a.h816 #define TC7 (0x43001800) /**< \brief (TC7) APB Base Address */ macro
976 #define TC7 ((Tc *)0x43001800UL) /**< \brief (TC7) APB Base Address */ macro
978 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…

12