Home
last modified time | relevance | path

Searched refs:REG_TCC0_PER (Results 1 – 13 of 13) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42002440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42002440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42002440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42002440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42002440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42002440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42001440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42001440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samr21/instance/
Dtcc0.h51 #define REG_TCC0_PER (0x42002040) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42002040UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42002440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42002440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samd21/instance/
Dtcc0.h51 #define REG_TCC0_PER (0x42002040) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42002040UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42001440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42001440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x42001440) /**< \brief (TCC0) Period */ macro
81 #define REG_TCC0_PER (*(RwReg *)0x42001440UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x41016040) /**< \brief (TCC0) Period */ macro
85 #define REG_TCC0_PER (*(RwReg *)0x41016040UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x41016040) /**< \brief (TCC0) Period */ macro
85 #define REG_TCC0_PER (*(RwReg *)0x41016040UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x41016040) /**< \brief (TCC0) Period */ macro
85 #define REG_TCC0_PER (*(RwReg *)0x41016040UL) /**< \brief (TCC0) Period */ macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dtcc0.h52 #define REG_TCC0_PER (0x41016040) /**< \brief (TCC0) Period */ macro
85 #define REG_TCC0_PER (*(RwReg *)0x41016040UL) /**< \brief (TCC0) Period */ macro