Home
last modified time | relevance | path

Searched refs:REG_TC2_INTENCLR (Results 1 – 12 of 12) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samd20/instance/
Dtc2.h42 #define REG_TC2_INTENCLR (0x4200280C) /**< \brief (TC2) Interrupt Enable Clear */ macro
64 #define REG_TC2_INTENCLR (*(RwReg8 *)0x4200280CUL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x4101A008) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x4101A008UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42003808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42003808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42002808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42002808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42003808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42003808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42003808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42003808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x4101A008) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x4101A008UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42003808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42003808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42002808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42002808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x42002808) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x42002808UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x4101A008) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x4101A008UL) /**< \brief (TC2) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dtc2.h39 #define REG_TC2_INTENCLR (0x4101A008) /**< \brief (TC2) Interrupt Enable Clear */ macro
69 #define REG_TC2_INTENCLR (*(RwReg8 *)0x4101A008UL) /**< \brief (TC2) Interrupt Enable Cle… macro