Home
last modified time | relevance | path

Searched refs:REG_TC1_WPMR (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/instance/
Dtc1.h69 #define REG_TC1_WPMR (0x400140E4) /**< \brief (TC1) Write Protect Mode Register */ macro
108 #define REG_TC1_WPMR (*(RwReg *)0x400140E4UL) /**< \brief (TC1) Write Protect Mode R… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dtc1.h75 …#define REG_TC1_WPMR (0x400140E4U) /**< \brief (TC1) Write Protection Mode Regis… macro
117 …#define REG_TC1_WPMR (*(__IO uint32_t*)0x400140E4U) /**< \brief (TC1) Write Protection Mode Regis… macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc1.h75 …#define REG_TC1_WPMR (0x400840E4U) /**< \brief (TC1) Write Protect Mode Register… macro
117 …#define REG_TC1_WPMR (*(__IO uint32_t*)0x400840E4U) /**< \brief (TC1) Write Protect Mode Register… macro
/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc1.h81 #define REG_TC1_WPMR (0x400940E4U) /**< \brief (TC1) Write Protect Mode Register */ macro
147 #define REG_TC1_WPMR (*(RwReg*)0x400940E4U) /**< \brief (TC1) Write Protect Mode Register */ macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc1.h83 #define REG_TC1_WPMR (0x400100E4) /**< (TC1) Write Protection Mode Register */ macro
133 #define REG_TC1_WPMR (*(__IO uint32_t*)0x400100E4U) /**< (TC1) Write Protection Mode Reg… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc1.h83 #define REG_TC1_WPMR (0x400100E4) /**< (TC1) Write Protection Mode Register */ macro
134 #define REG_TC1_WPMR (*(__IO uint32_t*)0x400100E4U) /**< (TC1) Write Protection Mode Reg… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc1.h83 #define REG_TC1_WPMR (0x400100E4) /**< (TC1) Write Protection Mode Register */ macro
133 #define REG_TC1_WPMR (*(__IO uint32_t*)0x400100E4U) /**< (TC1) Write Protection Mode Reg… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc1.h83 #define REG_TC1_WPMR (0x400100E4) /**< (TC1) Write Protection Mode Register */ macro
133 #define REG_TC1_WPMR (*(__IO uint32_t*)0x400100E4U) /**< (TC1) Write Protection Mode Reg… macro