Home
last modified time | relevance | path

Searched refs:REG_TC1_CTRLBSET (Results 1 – 12 of 12) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samd20/instance/
Dtc1.h38 #define REG_TC1_CTRLBSET (0x42002405) /**< \brief (TC1) Control B Set */ macro
60 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42002405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x40003C05) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x40003C05UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42003405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42003405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42002405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42002405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42003405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42003405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42003405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42003405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x40003C05) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x40003C05UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42003405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42003405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42002405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42002405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x42002405) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x42002405UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x40003C05) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x40003C05UL) /**< \brief (TC1) Control B Set */ macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dtc1.h37 #define REG_TC1_CTRLBSET (0x40003C05) /**< \brief (TC1) Control B Set */ macro
67 #define REG_TC1_CTRLBSET (*(RwReg8 *)0x40003C05UL) /**< \brief (TC1) Control B Set */ macro