Home
last modified time | relevance | path

Searched refs:REG_TC1_CTRLBCLR (Results 1 – 12 of 12) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samd20/instance/
Dtc1.h37 #define REG_TC1_CTRLBCLR (0x42002404) /**< \brief (TC1) Control B Clear */ macro
59 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42002404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x40003C04) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x40003C04UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42003404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42003404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42002404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42002404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42003404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42003404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42003404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42003404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x40003C04) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x40003C04UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42003404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42003404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42002404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42002404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x42002404) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x42002404UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x40003C04) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x40003C04UL) /**< \brief (TC1) Control B Clear */ macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dtc1.h36 #define REG_TC1_CTRLBCLR (0x40003C04) /**< \brief (TC1) Control B Clear */ macro
66 #define REG_TC1_CTRLBCLR (*(RwReg8 *)0x40003C04UL) /**< \brief (TC1) Control B Clear */ macro