Home
last modified time | relevance | path

Searched refs:REG_TC1_CMR1 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/instance/
Dtc1.h46 #define REG_TC1_CMR1 (0x40014044) /**< \brief (TC1) Channel Mode Register Channel 1 */ macro
85 #define REG_TC1_CMR1 (*(RwReg *)0x40014044UL) /**< \brief (TC1) Channel Mode Registe… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dtc1.h47 …#define REG_TC1_CMR1 (0x40014044U) /**< \brief (TC1) Channel Mode Register (chan… macro
89 …#define REG_TC1_CMR1 (*(__IO uint32_t*)0x40014044U) /**< \brief (TC1) Channel Mode Register (chan… macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc1.h47 …#define REG_TC1_CMR1 (0x40084044U) /**< \brief (TC1) Channel Mode Register (chan… macro
89 …#define REG_TC1_CMR1 (*(__IO uint32_t*)0x40084044U) /**< \brief (TC1) Channel Mode Register (chan… macro
/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc1.h49 #define REG_TC1_CMR1 (0x40094044U) /**< \brief (TC1) Channel Mode Register (channel = 1) … macro
115 #define REG_TC1_CMR1 (*(RwReg*)0x40094044U) /**< \brief (TC1) Channel Mode Register (channel = 1) … macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc1.h51 #define REG_TC1_CMR1 (0x40010044) /**< (TC1) Channel Mode Register (channel = 0) 1 */ macro
101 #define REG_TC1_CMR1 (*(__IO uint32_t*)0x40010044U) /**< (TC1) Channel Mode Register (ch… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc1.h51 #define REG_TC1_CMR1 (0x40010044) /**< (TC1) Channel Mode Register (channel = 0) 1 */ macro
102 #define REG_TC1_CMR1 (*(__IO uint32_t*)0x40010044U) /**< (TC1) Channel Mode Register (ch… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc1.h51 #define REG_TC1_CMR1 (0x40010044) /**< (TC1) Channel Mode Register (channel = 0) 1 */ macro
101 #define REG_TC1_CMR1 (*(__IO uint32_t*)0x40010044U) /**< (TC1) Channel Mode Register (ch… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc1.h51 #define REG_TC1_CMR1 (0x40010044) /**< (TC1) Channel Mode Register (channel = 0) 1 */ macro
101 #define REG_TC1_CMR1 (*(__IO uint32_t*)0x40010044U) /**< (TC1) Channel Mode Register (ch… macro