Home
last modified time | relevance | path

Searched refs:REG_TC0_IDR2 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/instance/
Dtc0.h65 #define REG_TC0_IDR2 (0x400100A8) /**< \brief (TC0) Interrupt Disable Register Channe… macro
104 #define REG_TC0_IDR2 (*(WoReg *)0x400100A8UL) /**< \brief (TC0) Interrupt Disable Re… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dtc0.h66 …#define REG_TC0_IDR2 (0x400100A8U) /**< \brief (TC0) Interrupt Disable Register … macro
108 …#define REG_TC0_IDR2 (*(__O uint32_t*)0x400100A8U) /**< \brief (TC0) Interrupt Disable Register … macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc0.h66 …#define REG_TC0_IDR2 (0x400800A8U) /**< \brief (TC0) Interrupt Disable Register … macro
108 …#define REG_TC0_IDR2 (*(__O uint32_t*)0x400800A8U) /**< \brief (TC0) Interrupt Disable Register … macro
/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc0.h71 #define REG_TC0_IDR2 (0x400900A8U) /**< \brief (TC0) Interrupt Disable Register (channel … macro
137 #define REG_TC0_IDR2 (*(WoReg*)0x400900A8U) /**< \brief (TC0) Interrupt Disable Register (channel … macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc0.h73 #define REG_TC0_IDR2 (0x4000C0A8) /**< (TC0) Interrupt Disable Register (channel = 0) 2 … macro
123 #define REG_TC0_IDR2 (*(__O uint32_t*)0x4000C0A8U) /**< (TC0) Interrupt Disable Registe… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc0.h73 #define REG_TC0_IDR2 (0x4000C0A8) /**< (TC0) Interrupt Disable Register (channel = 0) 2 … macro
124 #define REG_TC0_IDR2 (*(__O uint32_t*)0x4000C0A8U) /**< (TC0) Interrupt Disable Registe… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc0.h73 #define REG_TC0_IDR2 (0x4000C0A8) /**< (TC0) Interrupt Disable Register (channel = 0) 2 … macro
123 #define REG_TC0_IDR2 (*(__O uint32_t*)0x4000C0A8U) /**< (TC0) Interrupt Disable Registe… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc0.h73 #define REG_TC0_IDR2 (0x4000C0A8) /**< (TC0) Interrupt Disable Register (channel = 0) 2 … macro
123 #define REG_TC0_IDR2 (*(__O uint32_t*)0x4000C0A8U) /**< (TC0) Interrupt Disable Registe… macro