Home
last modified time | relevance | path

Searched refs:REG_TC0_IDR0 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/instance/
Dtc0.h43 #define REG_TC0_IDR0 (0x40010028) /**< \brief (TC0) Interrupt Disable Register Channe… macro
82 #define REG_TC0_IDR0 (*(WoReg *)0x40010028UL) /**< \brief (TC0) Interrupt Disable Re… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dtc0.h44 …#define REG_TC0_IDR0 (0x40010028U) /**< \brief (TC0) Interrupt Disable Register … macro
86 …#define REG_TC0_IDR0 (*(__O uint32_t*)0x40010028U) /**< \brief (TC0) Interrupt Disable Register … macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc0.h44 …#define REG_TC0_IDR0 (0x40080028U) /**< \brief (TC0) Interrupt Disable Register … macro
86 …#define REG_TC0_IDR0 (*(__O uint32_t*)0x40080028U) /**< \brief (TC0) Interrupt Disable Register … macro
/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc0.h45 #define REG_TC0_IDR0 (0x40090028U) /**< \brief (TC0) Interrupt Disable Register (channel … macro
111 #define REG_TC0_IDR0 (*(WoReg*)0x40090028U) /**< \brief (TC0) Interrupt Disable Register (channel … macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc0.h47 #define REG_TC0_IDR0 (0x4000C028) /**< (TC0) Interrupt Disable Register (channel = 0) 0 … macro
97 #define REG_TC0_IDR0 (*(__O uint32_t*)0x4000C028U) /**< (TC0) Interrupt Disable Registe… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc0.h47 #define REG_TC0_IDR0 (0x4000C028) /**< (TC0) Interrupt Disable Register (channel = 0) 0 … macro
98 #define REG_TC0_IDR0 (*(__O uint32_t*)0x4000C028U) /**< (TC0) Interrupt Disable Registe… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc0.h47 #define REG_TC0_IDR0 (0x4000C028) /**< (TC0) Interrupt Disable Register (channel = 0) 0 … macro
97 #define REG_TC0_IDR0 (*(__O uint32_t*)0x4000C028U) /**< (TC0) Interrupt Disable Registe… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc0.h47 #define REG_TC0_IDR0 (0x4000C028) /**< (TC0) Interrupt Disable Register (channel = 0) 0 … macro
97 #define REG_TC0_IDR0 (*(__O uint32_t*)0x4000C028U) /**< (TC0) Interrupt Disable Registe… macro