Home
last modified time | relevance | path

Searched refs:REG_TC0_CMR0 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/instance/
Dtc0.h35 #define REG_TC0_CMR0 (0x40010004) /**< \brief (TC0) Channel Mode Register Channel 0 */ macro
74 #define REG_TC0_CMR0 (*(RwReg *)0x40010004UL) /**< \brief (TC0) Channel Mode Registe… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dtc0.h36 …#define REG_TC0_CMR0 (0x40010004U) /**< \brief (TC0) Channel Mode Register (chan… macro
78 …#define REG_TC0_CMR0 (*(__IO uint32_t*)0x40010004U) /**< \brief (TC0) Channel Mode Register (chan… macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc0.h36 …#define REG_TC0_CMR0 (0x40080004U) /**< \brief (TC0) Channel Mode Register (chan… macro
78 …#define REG_TC0_CMR0 (*(__IO uint32_t*)0x40080004U) /**< \brief (TC0) Channel Mode Register (chan… macro
/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc0.h36 #define REG_TC0_CMR0 (0x40090004U) /**< \brief (TC0) Channel Mode Register (channel = 0) … macro
102 #define REG_TC0_CMR0 (*(RwReg*)0x40090004U) /**< \brief (TC0) Channel Mode Register (channel = 0) … macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc0.h38 #define REG_TC0_CMR0 (0x4000C004) /**< (TC0) Channel Mode Register (channel = 0) 0 */ macro
88 #define REG_TC0_CMR0 (*(__IO uint32_t*)0x4000C004U) /**< (TC0) Channel Mode Register (ch… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc0.h38 #define REG_TC0_CMR0 (0x4000C004) /**< (TC0) Channel Mode Register (channel = 0) 0 */ macro
89 #define REG_TC0_CMR0 (*(__IO uint32_t*)0x4000C004U) /**< (TC0) Channel Mode Register (ch… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc0.h38 #define REG_TC0_CMR0 (0x4000C004) /**< (TC0) Channel Mode Register (channel = 0) 0 */ macro
88 #define REG_TC0_CMR0 (*(__IO uint32_t*)0x4000C004U) /**< (TC0) Channel Mode Register (ch… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc0.h38 #define REG_TC0_CMR0 (0x4000C004) /**< (TC0) Channel Mode Register (channel = 0) 0 */ macro
88 #define REG_TC0_CMR0 (*(__IO uint32_t*)0x4000C004U) /**< (TC0) Channel Mode Register (ch… macro