Home
last modified time | relevance | path

Searched refs:REG_QSPI_SCR (Results 1 – 4 of 4) sorted by relevance

/hal_atmel-latest/asf/sam/include/same70/instance/
Dqspi.h45 #define REG_QSPI_SCR (0x4007C020) /**< (QSPI) Serial Clock Register */ macro
64 #define REG_QSPI_SCR (*(__IO uint32_t*)0x4007C020U) /**< (QSPI) Serial Clock Register */ macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dqspi.h45 #define REG_QSPI_SCR (0x4007C020) /**< (QSPI) Serial Clock Register */ macro
65 #define REG_QSPI_SCR (*(__IO uint32_t*)0x4007C020U) /**< (QSPI) Serial Clock Register */ macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dqspi.h45 #define REG_QSPI_SCR (0x4007C020) /**< (QSPI) Serial Clock Register */ macro
64 #define REG_QSPI_SCR (*(__IO uint32_t*)0x4007C020U) /**< (QSPI) Serial Clock Register */ macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dqspi.h45 #define REG_QSPI_SCR (0x4007C020) /**< (QSPI) Serial Clock Register */ macro
64 #define REG_QSPI_SCR (*(__IO uint32_t*)0x4007C020U) /**< (QSPI) Serial Clock Register */ macro