Home
last modified time | relevance | path

Searched refs:REG_PMC_PCSR0 (Results 1 – 7 of 7) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dpmc.h40 #define REG_PMC_PCSR0 (0x400E0418U) /**< \brief (PMC) Peripheral Clock Status Register 0 … macro
66 #define REG_PMC_PCSR0 (*(RoReg*)0x400E0418U) /**< \brief (PMC) Peripheral Clock Status Register 0 … macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dpmc.h40 …#define REG_PMC_PCSR0 (0x400E0418U) /**< \brief (PMC) Peripheral Clock Status Re… macro
67 …#define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0418U) /**< \brief (PMC) Peripheral Clock Status Re… macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dpmc.h40 …#define REG_PMC_PCSR0 (0x400E0618U) /**< \brief (PMC) Peripheral Clock Status Re… macro
67 …#define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0618U) /**< \brief (PMC) Peripheral Clock Status Re… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dpmc.h42 #define REG_PMC_PCSR0 (0x400E0618) /**< (PMC) Peripheral Clock Status Register 0 */ macro
93 #define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0618U) /**< (PMC) Peripheral Clock Status R… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dpmc.h42 #define REG_PMC_PCSR0 (0x400E0618) /**< (PMC) Peripheral Clock Status Register 0 */ macro
90 #define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0618U) /**< (PMC) Peripheral Clock Status R… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dpmc.h42 #define REG_PMC_PCSR0 (0x400E0618) /**< (PMC) Peripheral Clock Status Register 0 */ macro
90 #define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0618U) /**< (PMC) Peripheral Clock Status R… macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dpmc.h42 #define REG_PMC_PCSR0 (0x400E0618) /**< (PMC) Peripheral Clock Status Register 0 */ macro
90 #define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0618U) /**< (PMC) Peripheral Clock Status R… macro