Home
last modified time | relevance | path

Searched refs:REG_PMC_IMR (Results 1 – 7 of 7) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dpmc.h50 #define REG_PMC_IMR (0x400E046CU) /**< \brief (PMC) Interrupt Mask Register */ macro
76 #define REG_PMC_IMR (*(RoReg*)0x400E046CU) /**< \brief (PMC) Interrupt Mask Register */ macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dpmc.h51 #define REG_PMC_IMR (0x400E046CU) /**< \brief (PMC) Interrupt Mask Register */ macro
78 #define REG_PMC_IMR (*(__I uint32_t*)0x400E046CU) /**< \brief (PMC) Interrupt Mask Register */ macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dpmc.h51 #define REG_PMC_IMR (0x400E066CU) /**< \brief (PMC) Interrupt Mask Register */ macro
78 #define REG_PMC_IMR (*(__I uint32_t*)0x400E066CU) /**< \brief (PMC) Interrupt Mask Register */ macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dpmc.h61 #define REG_PMC_IMR (0x400E066C) /**< (PMC) Interrupt Mask Register */ macro
112 #define REG_PMC_IMR (*(__I uint32_t*)0x400E066CU) /**< (PMC) Interrupt Mask Register */ macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dpmc.h61 #define REG_PMC_IMR (0x400E066C) /**< (PMC) Interrupt Mask Register */ macro
109 #define REG_PMC_IMR (*(__I uint32_t*)0x400E066CU) /**< (PMC) Interrupt Mask Register */ macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dpmc.h61 #define REG_PMC_IMR (0x400E066C) /**< (PMC) Interrupt Mask Register */ macro
109 #define REG_PMC_IMR (*(__I uint32_t*)0x400E066CU) /**< (PMC) Interrupt Mask Register */ macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dpmc.h61 #define REG_PMC_IMR (0x400E066C) /**< (PMC) Interrupt Mask Register */ macro
109 #define REG_PMC_IMR (*(__I uint32_t*)0x400E066CU) /**< (PMC) Interrupt Mask Register */ macro