Home
last modified time | relevance | path

Searched refs:REG_PAC_INTENCLR (Results 1 – 11 of 11) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
49 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
49 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
51 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
51 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
51 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
51 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
51 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */ macro
51 #define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x44000008) /**< \brief (PAC) Interrupt enable clear */ macro
53 #define REG_PAC_INTENCLR (*(RwReg8 *)0x44000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x44000008) /**< \brief (PAC) Interrupt enable clear */ macro
53 #define REG_PAC_INTENCLR (*(RwReg8 *)0x44000008UL) /**< \brief (PAC) Interrupt enable cle… macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dpac.h37 #define REG_PAC_INTENCLR (0x44000008) /**< \brief (PAC) Interrupt enable clear */ macro
53 #define REG_PAC_INTENCLR (*(RwReg8 *)0x44000008UL) /**< \brief (PAC) Interrupt enable cle… macro