Home
last modified time | relevance | path

Searched refs:REG_CMCC_CFG (Results 1 – 6 of 6) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dcmcc.h36 #define REG_CMCC_CFG (0x400C4004U) /**< \brief (CMCC) Cache Configuration Register */ macro
47 #define REG_CMCC_CFG (*(RwReg*)0x400C4004U) /**< \brief (CMCC) Cache Configuration Register */ macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dcmcc.h36 #define REG_CMCC_CFG (0x41006004) /**< \brief (CMCC) Cache Configuration Register */ macro
48 #define REG_CMCC_CFG (*(RwReg *)0x41006004UL) /**< \brief (CMCC) Cache Configuration… macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dcmcc.h36 #define REG_CMCC_CFG (0x41006004) /**< \brief (CMCC) Cache Configuration Register */ macro
48 #define REG_CMCC_CFG (*(RwReg *)0x41006004UL) /**< \brief (CMCC) Cache Configuration… macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dcmcc.h36 #define REG_CMCC_CFG (0x41006004) /**< \brief (CMCC) Cache Configuration Register */ macro
48 #define REG_CMCC_CFG (*(RwReg *)0x41006004UL) /**< \brief (CMCC) Cache Configuration… macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dcmcc.h36 #define REG_CMCC_CFG (0x41006004) /**< \brief (CMCC) Cache Configuration Register */ macro
48 #define REG_CMCC_CFG (*(RwReg *)0x41006004UL) /**< \brief (CMCC) Cache Configuration… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Dcmcc.h36 …#define REG_CMCC_CFG (0x4007C004U) /**< \brief (CMCC) Cache Controller Configu… macro
47 …#define REG_CMCC_CFG (*(__IO uint32_t*)0x4007C004U) /**< \brief (CMCC) Cache Controller Configu… macro