Home
last modified time | relevance | path

Searched refs:REG_AFEC1_MR (Results 1 – 5 of 5) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dafec1.h36 #define REG_AFEC1_MR (0x400B4004U) /**< \brief (AFEC1) Mode Register */ macro
69 #define REG_AFEC1_MR (*(RwReg*)0x400B4004U) /**< \brief (AFEC1) Mode Register */ macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dafec1.h38 #define REG_AFEC1_MR (0x40064004) /**< (AFEC1) AFEC Mode Register */ macro
71 #define REG_AFEC1_MR (*(__IO uint32_t*)0x40064004U) /**< (AFEC1) AFEC Mode Register */ macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dafec1.h38 #define REG_AFEC1_MR (0x40064004) /**< (AFEC1) AFEC Mode Register */ macro
70 #define REG_AFEC1_MR (*(__IO uint32_t*)0x40064004U) /**< (AFEC1) AFEC Mode Register */ macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dafec1.h38 #define REG_AFEC1_MR (0x40064004) /**< (AFEC1) AFEC Mode Register */ macro
70 #define REG_AFEC1_MR (*(__IO uint32_t*)0x40064004U) /**< (AFEC1) AFEC Mode Register */ macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dafec1.h38 #define REG_AFEC1_MR (0x40064004) /**< (AFEC1) AFEC Mode Register */ macro
70 #define REG_AFEC1_MR (*(__IO uint32_t*)0x40064004U) /**< (AFEC1) AFEC Mode Register */ macro