Home
last modified time | relevance | path

Searched refs:MUX_PB17E_TC6_WO1 (Results 1 – 25 of 32) sorted by relevance

12

/hal_atmel-latest/asf/sam0/include/samr21/pio/
Dsamr21e16a.h634 #define MUX_PB17E_TC6_WO1 _L_(4) macro
635 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamr21e17a.h634 #define MUX_PB17E_TC6_WO1 _L_(4) macro
635 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamr21e18a.h634 #define MUX_PB17E_TC6_WO1 _L_(4) macro
635 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamr21e19a.h756 #define MUX_PB17E_TC6_WO1 _L_(4) macro
757 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamr21g16a.h850 #define MUX_PB17E_TC6_WO1 _L_(4) macro
851 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamr21g17a.h850 #define MUX_PB17E_TC6_WO1 _L_(4) macro
851 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamr21g18a.h850 #define MUX_PB17E_TC6_WO1 _L_(4) macro
851 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
/hal_atmel-latest/asf/sam0/include/samd20/pio/
Dsamd20j14.h900 #define MUX_PB17E_TC6_WO1 _L_(4) macro
901 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd20j15.h900 #define MUX_PB17E_TC6_WO1 _L_(4) macro
901 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd20j16.h900 #define MUX_PB17E_TC6_WO1 _L_(4) macro
901 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd20j17.h900 #define MUX_PB17E_TC6_WO1 _L_(4) macro
901 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd20j18.h900 #define MUX_PB17E_TC6_WO1 _L_(4) macro
901 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
/hal_atmel-latest/asf/sam0/include/samd21/pio/
Dsamd21j15a.h1016 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1017 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd21j18a.h1016 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1017 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd21j16a.h1016 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1017 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd21j17a.h1016 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1017 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
/hal_atmel-latest/asf/sam0/include/samc20n/pio/
Dsamc20n17a.h1774 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1775 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamc20n18a.h1774 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1775 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
/hal_atmel-latest/asf/sam0/include/samc21n/pio/
Dsamc21n17a.h1895 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1896 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamc21n18a.h1895 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1896 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
/hal_atmel-latest/asf/sam0/include/samd51/pio/
Dsamd51n19a.h1933 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1934 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd51n20a.h1933 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1934 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsamd51p19a.h2215 #define MUX_PB17E_TC6_WO1 _L_(4) macro
2216 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
/hal_atmel-latest/asf/sam0/include/same51/pio/
Dsame51n19a.h1967 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1968 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)
Dsame51n20a.h1967 #define MUX_PB17E_TC6_WO1 _L_(4) macro
1968 #define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1)

12