Home
last modified time | relevance | path

Searched refs:MUX_PB10I_CCL_IN5 (Results 1 – 25 of 32) sorted by relevance

12

/hal_atmel-latest/asf/sam0/include/samc20/pio/
Dsamc20g15a.h953 #define MUX_PB10I_CCL_IN5 _L_(8) macro
954 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20g16a.h953 #define MUX_PB10I_CCL_IN5 _L_(8) macro
954 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20g17a.h953 #define MUX_PB10I_CCL_IN5 _L_(8) macro
954 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20g18a.h953 #define MUX_PB10I_CCL_IN5 _L_(8) macro
954 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20j17au.h1051 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1052 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20j18au.h1051 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1052 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20j15a.h1163 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1164 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20j16a.h1163 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1164 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20j18a.h1163 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1164 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc20j17a.h1163 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1164 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
/hal_atmel-latest/asf/sam0/include/saml21/pio/
Dsaml21g16b.h1006 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1007 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21g17b.h1006 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1007 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21g18b.h1006 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1007 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21j16b.h1306 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1307 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21j17b.h1306 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1307 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21j17bu.h1306 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1307 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21j18b.h1306 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1307 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsaml21j18bu.h1306 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1307 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
/hal_atmel-latest/asf/sam0/include/samc21/pio/
Dsamc21g15a.h1108 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1109 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc21g17a.h1108 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1109 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc21g18a.h1108 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1109 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc21g16a.h1108 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1109 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc21j17au.h1246 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1247 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc21j18au.h1246 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1247 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)
Dsamc21j15a.h1398 #define MUX_PB10I_CCL_IN5 _L_(8) macro
1399 #define PINMUX_PB10I_CCL_IN5 ((PIN_PB10I_CCL_IN5 << 16) | MUX_PB10I_CCL_IN5)

12