Home
last modified time | relevance | path

Searched refs:MUX_PB05A_EIC_EXTINT5 (Results 1 – 25 of 47) sorted by relevance

12

/hal_atmel-latest/asf/sam0/include/samd20/pio/
Dsamd20j14.h327 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
328 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd20j15.h327 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
328 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd20j16.h327 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
328 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd20j17.h327 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
328 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd20j18.h327 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
328 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
/hal_atmel-latest/asf/sam0/include/samd21/pio/
Dsamd21j15a.h326 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
327 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd21j18a.h326 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
327 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd21j16a.h326 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
327 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamd21j17a.h326 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
327 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
/hal_atmel-latest/asf/sam0/include/samc20/pio/
Dsamc20j15a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc20j16a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc20j18a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc20j17a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
/hal_atmel-latest/asf/sam0/include/saml21/pio/
Dsaml21j16b.h371 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
372 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsaml21j17b.h371 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
372 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsaml21j17bu.h371 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
372 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsaml21j18b.h371 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
372 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsaml21j18bu.h371 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
372 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
/hal_atmel-latest/asf/sam0/include/samc21/pio/
Dsamc21j15a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc21j17a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc21j18a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc21j16a.h392 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
393 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
/hal_atmel-latest/asf/sam0/include/samc20n/pio/
Dsamc20n17a.h542 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
543 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
Dsamc20n18a.h542 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
543 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)
/hal_atmel-latest/asf/sam0/include/samd51/pio/
Dsamd51j18a.h327 #define MUX_PB05A_EIC_EXTINT5 _L_(0) macro
328 #define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5)

12